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A B STR A CT
New payload concepts of low cost earth stations for future mobile satellite 
communications can only be realised by using dedicated on-board processing 
satellites. The satellite uplink and downlink are optimised by the use of 
FDMA/SCPC for uplink and TDM on the down link. This scheme allows mobile 
transmitters to transmit a narrow band, low power signal, resulting in smaller 
dishes and HPAs with lower output power. On the uplink, there are hundreds of 
FDM channels to be demodulated on-board. The most promising approach is the 
use of all-digital multicarrier demodulators (MCDs), where analogue and digital 
hardware are efficiently shared amongst the channels and digital signal processing 
is used at an early stage to take advantage of VLSI technology. A MOD consists of 
a channeliser for separation of FDM channels followed by individual demodulators 
for each channel. The major research areas in MCD's are efficient implementation 
of channelisers and the optimal demodulation algorithms for the demodulator. This 
thesis is focused on the demodulator part of an MCD using OQPSK modulation 
which hay6 received attention recently due to its spectral advantages in non-linear 
mobile satellite channels. Most of the research carried out on the OQPSK 
modulation has been addressed to its spectral performance under satellite channel 
non-linearities, but little attention has been paid to efficient receiver designs. The 
most important requirement^ of the demodulator in a mobile environment is fast 
acquisition with minimum overhead. This over-head includes long preambles in 
data frames to aid the acquisition of the carrier and the symbol timing recovery 
loops. In this thesis, research on preambleless all-digital demodulators for OQPSK 
has been carried out. The performance of the most suitable OQPSK 
synchronisation algorithms have been evaluated using extensive computer 
simulations. These algorithms have been selected after a comprehensive survey of 
digital synchronisation techniques. It is shown how these algorithms are related to 
the maximum likelihood (ML) principle and these—algbntfiifts are classified 
according to their technique of parameter extraction from the likelihood function. 
The synchronisation problems associated with OQPSK are pointed out with 
possible solutions. On the basis of the performance results of individual 
synchronisers, various demodulation algorithms for OQPSK have been developed 
for fixed, mobile and deep space applications. The DSP implementation of the all- 
digital OQPSK demodulator developed for the MCD for mobile applications is 
described in detail and its performance compared with simulation results.
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1 Introduction
1
Introduction
The growing traffic requirements for mobile (land, maritime and aeronautical) and 
international and regional low bit-rate small fixed stations for business services 
(telephony, data, etc.), integrated into a single ISDN, demand new types of 
communication satellites. The existing transparent satellites serving to large 
international gateway earth stations are not efficient enough to handle such future 
traffic requirements.
The new traffic, comprising a large number of users (mobile or small fixed stations 
of ISDN), requires cheaper ground terminals at the expense of extra complexity 
on-board the satellite. This led to the development of the cost-effective payload 
concept using on-board signal regeneration [Eva'85]. Features of the new 
generation telecommunication payloads based on this concept are;
• different access schemes for the up-link and down-linlc, allowing 
power optimisation of the ground and space segments,
• multiple beam coverage, allowing low output power and low cost 
earth stations,
• on-board switching, providing traffic and beam interconnections.
The general architecture of an on-board processing satellite based on the above 
features is depicted in fig. 1.1.
Multiple spot-beams allow frequency re-use on non-adjacent beams. This increases 
the number of channels many fold, given the same spectrum allocation. On-board 
switching of data provides inter-beam connectivity, and allows more flexibility in 
distributing different bit rates amongst the users.
With regenerative repeaters, the up-link and down-link are optimised by use of 
FDMA/SCPC (Frequency Division Multiple Access/Single Channel Per Carrier) on 
the up-link and TDM (Time Division Multiplexing) on the down-link [Ami'86].
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This FDMA/SCPC scheme allows mobile terminals to transmit a narrow band, low 
power, signal. TDMA (Time Division Multiple Access) schemes require the 
transmission bandwidth of each mobile to be the total bandwidth of allocated for all 
channels, thus requiring larger dishes and HPAs with higher output.
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A continuous single TDM carrier (and single modulator) on the down-link is less 
affected by the non-linearities of the satellite HPAs, and thus can provide a higher 
EIRP (Equivalent Isotropic Radiated Power).
The use of FDMA/SCPC on the up-link requires hundreds to thousands of narrow 
band demodulators on each beam alone. To allow simple mobile terminals, the 
channels to be demodulated are not synchronised in symbol timing and carrier 
phase. Analogue implementation is not feasible as a single demodulator per channel 
would require an unrealistic payload of large volume with high power consumption 
[Gar'85a].
The most promising approach is the use of all-digital multicarrier demodulators 
(MCDs), which have been extensively investigated in Europe, North America and 
Japan [Eva'88a]. A single MCD demodulates a group of FDM channels as shown 
in fig. 1.1. The analogue and digital hardware are efficiently shared among the 
channels, and there are more opportunities for optimisation. The number of 
channels in a group depends on the bit rate and available technology e.g., 30 to 100 
channels per MCD. Digital signal processing is used at an early stage (hence the 
term all-digital) to take advantage of VLSI implementation.
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The MCD comprises a channeliser to separate the individual channels from the 
FDM groups, and a demodulator array to extract the transmitted data ( as shown in 
fig. 1.1). The major research area in MCDs include multi-rate digital signal 
processing for efficient channelisers [Tim,91#]*..and optimal estimation for 
synchronisation in the demodulator. Many MCD designs and prototype models 
have been put forward since the first proposal of the OBP (On-Board Processing) 
satellite system [Eva'88]. All of these employed QPSK modulation, due to its 
bandwidth efficiency and the availability of the vast literature on synchronisation 
algorithms. The channeliser of the MCD is independent of modulation format but 
the demodulator algorithm is dependent on the modulation technique employed. 
This thesis is aimed at the development of OQPSK based MCDs. This requires a 
different demodulation algorithm in the MCD, whereas the channeliser techniques 
already developed can be utilised.
A simplified model of the system, eliminating the channeliser is shown in fig. 1.2. 
The demodulator in this model is faced with the same type of channel 
characteristics as the MCD shown in fig. 1.1.
Source— ^ OQPSK
Modulator = 0 { ^ ) = >
Complex
Signal
A A F
A
Satellite
Channel
Anti-Aliasing
Filter
Up
Convt
A A F Sampler OQPSK
Demod
Data
Out
Down
Convt FixedClock
Fig. 1.2 System Model
The OQPSK modulation scheme has received much investigation in the past due to 
its spectral advantages in an highly non-linear satellite channels [Mur'78][Gro76]. 
Most of the research on OQPSK has been carried out on its spectral performance 
under conditions of satellite channel non-linearities. The effects of these non- 
linearities on the demodulator BER (Bit Error Rate) degradation have been 
evaluated extensively and OQPSK proved to be less susceptible to satellite channel 
non-linearities than its companion QPSK [Lee'90].
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The evaluation of the BER degradation and link budget calculations have been 
performed under the assumption of perfect demodulator functions. This over­
looked the important feature of OQPSK receivers - the synchronisation, on which 
the performance of the demodulator itself is very much dependent. It might have 
unconsciously been assumed that the algorithms developed for other non-offset 
modulation schemes such as MPSK and MQAM might work equally well for 
OQPSK. Recently Dr.Gardner [Gar'88] pointed out that many carrier and symbol 
synchronisation algorithms already developed for non-offset modulation schemes 
might not work at all for offset modulations, or if work, the performance would be 
seriously affected. In his study report, various synchronisation algorithms were 
suggested for OQPSK but without any concrete results. Also, no demodulation 
algorithm or demodulator structure particularly suitable for offset modulations was 
proposed.
The OQPSK demodulation currently employed in satellite services (INMARSAT 
standard-C and standard-M) uses long preambles in the data transmission to aid 
synchronisation, which degrades the transmission efficiency. In contrast, many 
demodulation algorithms based on random data can be found for MPSK and 
MQAM non-offset modulations [Alb'89][Fin'92].
The best known example of a digital OQPSK demodulator is the one developed by 
the COMSAT Laboratories [Lee'89]. First it is not all-digital, rather hybrid, it 
adjusts the sampling instants at the A/D converter and secondly assumes preambles 
for carrier and symbol timing acquisition. Therefore the objective of this thesis is 
not only to develop a fully digital preambleless OQPSK demodulator for MOD but 
also to point out the synchronisation issues for OQPSK previously over-looked.
Chapter 2 describes the general architecture of the all-digital coherent receiver. It is 
shown how different demodulator structures can be obtained from the choice of 
carrier and symbol synchronisers. Different functions of the all-digital demodulator 
are explained.
Chapter 3 deals with the understanding of digital synchronisation and gives a 
survey of digital synchronisation techniques. The underlying principle of most of 
the practical synchronisers - maximum likelihood estimation is described with its 
two important approximations. It is also explained how the estimate of the required 
parameter can be extracted from the two approximations of likelihood functions: 
NDA (Non-Data Aided) and DD (Decision Directed). A survey of carrier and
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symbol timing synchronisation algorithms based on the NDA and DD approach) is 
presented.
Chapter 4 exclusively addresses the issue of frequency acquisition which is of 
prime concern in mobile application. It is separated from chapter 3 on the basis that 
frequency synchronisation is an acquisition aid in the application considered 
whereas the algorithms discussed in chapter 3 are used in tracking as well. A 
concise survey of frequency synchronisation techniques available in the literature 
has been presented. This includes all possible approaches.
Chapter 5 looks at the particular case of OQPSK. The performance of the carrier 
and symbol synchronisation algorithms suitable for OQPSK has been evaluated 
assuming a linear AW ON (Additive White Gaussian Noise) channel. The choice 
of carrier and symbol synchronisers for the OQPSK demodulator is made on the 
basis of their acquisition and tracking performance. An all-digital demodulator 
structure has been developed based on the best available carrier and symbol tuning 
synchronisers. Different variations to this structure have also been proposed 
depending on channel requirements. Performance results of a complete 
demodulator based on INMARSAT standard-M specifications are also provided.
Chapter 6 gives the DSP implementation of the OQPSK demodulator developed in 
chapter 5, using a TMS320C25 digital signal processor. Implementation aspects of 
different functions of the digital demodulator have been given. It is shown how a 
polyphase filter can be used in digital timing correction. The performance of the 
carrier and symbol timing synchronisation, and the over-all demodulator 
performance have also been given.
F.i-naSchapter 7 forms the conclusions and points out possible directions for future 
research work.
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All-Digital Demodulation
2.0. Introduction
The development of digital signal processing technology has substantially improved 
the power and bandwidth efficiencies of satellite modems. The mismatch of 
transmit and receive filters in analog implementation exhibited typically 0.5 to 2.0 
dB loss [Lee'89] which disappeared in digital implementation where accurate 
matched filtering can be used. The matched filtering can easily be performed using 
programmable DSP chips in low and medium rate modems. Other operations 
required in a modem receiver such as signal acquisition which is achieved in analog 
implementation using long known data sequences, gives rise to bandwidth 
inefficiency (in terms of rate of information transmission) and this can be 
overcome in a digital implementation by the choice of proper acquisition 
algorithms operating on random data. These algorithms offer a choice between 
performance and complexity and are treated in detail in the next chapter.
In a digital implementation, the receiver does not operate on the received 
continuous-time complex envelope but rather on a sampled (and quantised) form 
of it. When this complex envelope is sampled at a rate above the Nyquist rate, the 
samples contain the same information as the continuous-time signal (assuming that 
the effect of quantisation can be ignored). As the excess bandwidth of the received 
signal does not exceed 100% (roll off factor a  of the received filter varies from 0 
to 1.0), the Nyquist sampling rate does not exceed 2 IT  (where T is the symbol 
period).
There are two methods used in sampling the received signal:
Synchronised Sampling
In synchronised sampling, the received complex envelope is sampled
at instants which are related to the symbol timing; the sampling
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clock frequency is controlled by the timing loop as shown in 
fig.2.1, where M is number of samples per symbol.
analog
input
Fig.2.1 Synchronised Sampling
Non-Synchronised Sampling
In case of non-synchronised sampling, the received complex 
envelope is sampled at a fixed clock rate (close to that of 
transmitter). This may introduce timing errors (due to the channel 
impairments and clock frequency variations). These errors are 
removed by a digital timing recovery loop which is addressed later 
in this chapter.
Synchronised sampling which requires the control of clock frequency at A/D 
conversion stage constitutes hybrid analog/digital structure, whereas non­
synchronised sampling is the basis of an all-digital implementation. This all-digital 
implementation approach has been adopted in the development of an OQPSK 
demodulator for on-board processing satellites. In this case it is not possible to 
control the separate sampling clocks of different bit rate channels (multi-rate 
system) precisely when it is derived from a master clock and channel timing is 
crucial to multiplexing operations in a TDMA stream.
2.1. All-Digital Demodulator Structures
A generalised block diagram of an all-digital demodulator is shown in fig.(2.2) 
which incorporates the essential features of a coherent receiver for binary 
modulation techniques (BPSK, QPSK and OQPSK). This demodulator model can 
be implemented in different configurations which depend upon the carrier and 
symbol timing recovery algorithms (this is the subject of next chapter).
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Fig.2.2 A Generalised All-Digital Receiver Structure
The anti-aliasing filter (AAF) limits the bandwidth so thatexcessive aliasing does 
not occur when the signal is sampled.
The frequency errors due to the Doppler shift in the mobile environment and down 
conversion stage are corrected by the frequency mixer. This mixer converts the 
signal to base-band I-Q format. This I-Q format is represented as a complex 
quantity with real and imaginary parts. It is illustrated in fig.2.3. The NCO is a
Frequency Mixer
Real Signal _______^
Complex Signal
Fig.2.3 Complex signal conversion
numeric controlled oscillator which produces sine/cosine values from a look-up
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table for the mixing process. This mixer performs three conceptually separable 
functions; which are;
1. Real to complex signal conversion.
2. Base band conversion.
3. Frequency error correction.
The coarse frequency adjustment is performed by this mixer using AFC (Automatic 
Frequency Control) loop during acquisition but fine frequency correction is done in 
tracking mode by the carrier phase recovery loop. This frequency acquisition plays 
an important role in land-mobile satellite communication and is examined as a 
separate issue in a later chapter. The frequency correction essentially takes place 
before the matched filtering to allow maximum signal energy after the filtering 
process but the location of other two operations, symbol timing recovery and 
carrier phase recovery are interchangeable. Therefore the frequency acquisition 
stage will be ignored and zero frequency error will be assumed in developing 
different configurations for all-digital receivers.
The timing correction is achieved by interpolating the samples. Different techniques 
can be used for interpolation [Gar'90a] but the most often used in practice is the 
filter interpolation using polyphase filter structures [Cro'89][Yim'91].
For both carrier and symbol timing recovery, feedback or feedforward structures 
can be adopted. Feedback loops are able to track slow variations of carrier phase 
and symbol timing. A disadvantage of the feedback (FB) structure is the extended 
acquisition time when the initial parameter estimate is close to an unstable 
equilibrium point (the "hang-up" problem). The feedforward (FF) loop does not 
exhibit hang-up problems because of the absence of feedback. However, the 
feedforward methods require more computations and are sensitive to a frequency 
offset [Vit'83].
Based on the above loop structures, following all-digital receiver structures have 
been developed [Jas’91].
2.1.1. FB Carrier Recovery and FB Symbol Timing Recovery
The generalised model of fig.(2.2) transforms into fig.(2.4) when using the 
feedback structure for both carrier and symbol timing recovery. In this receiver 
structure, the carrier and symbol recovery systems derive error signals from the 
phase rotated non-synchronised samples which give an indication about the carrier
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Fig.2.4 FB Carrier Recovery and FB Tinning Recovery
phase error and symbol timing error respectively. These error signals are fed back 
to the interpolator and phase rotator which adjusts their estimates accordingly.
2.1.2. FF Carrier Recovery and FB Symbol Timing Recovery
The structure of fig.(2.5) results from the generalised model when using 
feedforward carrier recovery and feedback symbol timing recovery. As before, the 
feedback symbol timing recovery loop feeds back to the sample interpolator a 
timing error signal which is derived from the phase rotated matched filter output 
samples. The feedforward phase recovery makes an estimate of the carrier phase 
from the matched filter output samples, this estimate controls the phase rotator.
Flg.2.5 FF Carrier Recovery and FB Timing Recovery
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2.1.3. FB Carrier Recovery and FF Symbol Timing Recovery
This configuration is shown in fig.(2.6). The feedforward symbol timing recovery 
makes use of the phase rotated matched filter output samples. As before the 
feedback carrier recovery derives an error signal from the phase rotated and 
interpolated matched filter output samples which is fed back to the phase rotator.
Fig.2.6 FB Carrier Recovery and FF Timing Recovery
2.1.4. FF Carrier Recovery and FF Symbol Timing Recovery
The configuration based on feedforward structure for both carrier and symbol 
recovery is shown in fig.(2.7). The feedforward carrier recovery loop derives the 
phase estimate from the interpolated samples from the matched filter output. This 
phase estimate is delivered to the phase rotator. For feedforward symbol timing 
recovery, in this configuration, a second phase rotator is used to get the phase- 
rotated matched filter output samples. The output of phase rotator after the 
interpolator cannot be used in this case due to the fact that it constitutes a feedback 
structure.
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Fig,2.7 FB Carrier Recovery and FF Timing Recovery
2.1.5. Coupling between Symbol and Carrier Recovery
In the receiver configurations given above, the symbol timing recovery and carrier 
phase recovery operations depend on carrier phase and symbol timing estimates 
respectively. It implies that both algorithms are coupled. This mutual interaction 
between earner and symbol recovery algorithms may give rise to problems during 
acquisition when the carrier and symbol errors can assume large values. Such 
problems can be avoided by using symbol recovery algorithms which do not 
depend on the carrier phase estimate and / or a carrier phase recovery algorithm 
which does not depend on the timing estimate. It results in a comprehensive model 
for the all- digital receiver shown in figs.(2.8 & 2.9) [Jas'91] which incorporates all
A / D
Fixed
Clock
to canier- 
independent 
FF timing recoveiy
A
to carrier- 
independent 
FB timing recoveiy
Match
Filter
A
Inter­
polator
to earner- 
dependent 
FB timing recoveiy
A
V
to timing- 
independent 
FF carrier recoveiy
Phase
Rotator
V
to timing- 
dependent 
FF carrier recoveiy
Data
Decision
Data
OutV
to timing- 
dependent 
FB carrier recoveiy
Fig.2.8 All-digital receiver, with phase rotator following interpolator
possible carrier and symbol recovery methods dependent or independent of each 
other. These figures also show the block diagram of the digital receiver in the cases 
where interpolation precedes phase rotation and phase rotation precedes 
interpolation. It is indicated which signals must be passed to the inputs of the 
various types of carrier and symbol recoveiy methods. In fig.(2.8), the matched
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dependent 
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to timing- 
dependent 
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Fig.2.9 All-digital receiver, with phase rotator preceeding interpolator
filter and the interpolator can be combined into a single FIR filter, provided that 
both the symbol and carrier recovery operate on interpolated samples.
2.2. All-Digital Demodulator Functions
The all-digital demodulator configurations given in the last section vary in the 
choice of different cairier and symbol recovery algorithms which are dealt with in 
detail in the next chapter because the performance of the all digital demodulator is 
highly dependent on them. There are many functions which are common to all the 
structures like phase rotation, frequency translation and interpolation for timing 
correction. These functions are examined below.
2.2.1. Phase Rotation
A phase rotator operates on non-synchronised samples of the complex signal. 
Therefore an input signal z-(/c) = xt(k) + jy fk )  of the form is assumed. A phase 
rotation is achieved by multiplying the input signal by the unit amplitude complex 
exponential vector ej6{k), so that output of the vector is;
z0(k) = zt{k)eim  (2.1)
Phase rotation is a zero-memory operation, performed separately on each 
individual signal sample. The complex multiplication is performed at the input 
sampling rate, no higher sampling rate is required for phase rotation.
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Fig.2.10 Digital Phase Rotator 
After expanding equ.(2.1) and dropping the argument k (unless needed for clarity);
z0 = xt cos 6 ~ y i sin o + f a  sinO + y  cos 6]
Therefore one complex multiplication involves four real multiplications, as 
illustrated in fig. (2.10).
2.2.2. Frequency Translation
A frequency translation (fig.2.2) is simply a phase rotation with a time varying 
phase correction. Assuming the sampling interval Ts and frequency offset v Hz, 
each phase rotation required from one sample to the next for frequency translation 
is 2tuv Ts. That is frequency translation is obtained by a phase rotator according to;
i 0(k) = zi (k)ei2mr‘ (2.2)
It is necessary that the sampling rate be sufficiently higher to accommodate z0 
without aliasing. If the frequency is translated towards a lower value, z0 will 
usually have less demanding requirements than z., so the sampling rate established 
for z. usually will be entirely adequate for zQ. If the translation should be towards
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a higher frequency, the adequacy of the input sampling frequency needs to be re­
examined critically.
Phase rotation and frequency translation can be combined into a single complex 
multiplier;
2.2.3. Phase and Frequency Drivers : NCOs
Frequency translation and phase rotation is achieved by the complex multiplication 
of the input signal to the complex valued vector eji2nv kTs+9) . The complex function 
eJlp (0 = 2tw kTs + 6 ) can be represented in rectangular components cos 0 and 
sin0 or in other words cos 0 and sin0 are needed for phase rotation and 
frequency translation. But the carrier recovery algorithms (both frequency and 
phase) only provide the estimate 0 rather than cos 0 and sin 0. Direct estimation of 
cos 0 and sin 0 is not impossible in digital implementation [Kam'83] but is not very 
attractive either due to its too complicated structure for practical realisation and is 
not further considered in this study.
In digital implementation a look-up table (sine/cosine table contained in ROM) is 
employed to generate cos 0 and sin0 from the estimate 0and this is called a 
numeric controlled oscillator (NCO; similar to VCO in analog implementation).
There are two approaches generally employed in look-up table to generate cosine 
and sine values. In the first cosine values are stored in the table with some step 
size, a pointer is used to address the table once per symbol to obtain the value for 
cos 0 , as the sine function lags cosine function by 90° an other pointer is offset half 
of the table length to fetch sin 0. This method requires only the cosine values to be 
stored in the table thus the ROM size required is reduced but on the other hand it 
slows down the operation by using the two pointers. In the second method two 
parallel ROMs, each addressed by the same value of 0 are employed; one ROM 
returns cos 0 and the other sin0. This approach sacrifices the table reduction 
potential inherent in the symmetries of the sine and cosine but a small price is paid 
for improved speed.
If the phase is quantised to b bits, the circle (0 to 2n) is divided into 2b increments, 
the quantisation error is [Gar’88];
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>-b
n-yjvi
[cycles] (2.4)
The NCO is shown in fig.(2.11), which is based on a simple recursive algorithm for 
accumulating Q(k) is given as;
9(k) = [8 (k - \)+ v T t ]® 2n (2.5)
Flg.2.11 Numeric Controlled Oscillator (NCO)
The phase resolution can be made indefinitely fine by lengthening the accumulator. 
If there are N  bits in the accumulator, the phase A 6 and frequency A v increments 
are;
A 6 = 2~n cycles (2.6)
Av = 2 - " / r i Hz (2.7)
2.2.4. Timing Correction (Interpolator)
As the digital demodulator is based on non-synchronised sampling, timing 
correction is needed to get the samples at the instants related to the baud rate. This 
is not only essential for data recovery but also for multiplexing the channel into a 
TDM stream, subsequently for the satellite down link. The timing correction is 
achieved by interpolating the new samples from the original ones with timing errors 
[Tak'87] [Gar'90b], The interpolation can be performed by any method. The 
detailed description of the methods can be found in [Gar'90a] [Gar'90b] but the 
most commonly adopted technique is based on filter interpolation [Cro'83] 
[Tak'87]. The filter interpolator is based on a polyphase filter structure with a stack 
of M subfilters, each providing a different timing phase. The model of this 
interpolator is shown in fig.(2.12), where a commutator selects the appropriate
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Fig.2.12 Digital Timing Correction
subfilter according to the control signal from the timing recovery algorithm. The 
timing resolution depends on the number of subfilters in the polyphase filter bank, 
for M subfilters the timing resolution is T/M. The implementation aspects of this 
filter bank and control signal are deferred until the chapter 6.
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3
Digital
Synchronisation
3.0. Introduction
Coherent detection schemes are preferred over differentially coherent or non 
coherent schemes in satellite communications due to their power efficiency. 
However these schemes require the recovery of reference parameters from the 
received signal in order to extract data (information) from the signal. This process 
is called synchronisation. There are various levels of synchronisation in any point- 
to-point transmission, e.g. carrier, clock, frame or word synchronisation but the 
essential part of coherent detection is the carrier and clock synchronisation. 
Therefore only issues concerning the carrier and clock synchronisation are 
addressed here.
Carrier synchronisation
Carrier synchronisation means aligning the locally generated carrier 
at the receiver with that of the transmitter oscillator. This involves 
both phase and frequency. Phase lock loops are generally used in 
conventional carrier synchronisation, but if there are large frequency 
offsets (comparable to the signal bandwidth) phase lock loops 
cannot be used because of their narrow tracking loop bandwidth. 
This loop bandwidth is generally one-eighth of the signal bandwidth 
giving a compromise between acquisition and tracking performance. * 
This consequently, separates the functions of phase and frequency 
synchronisation. In coherent receivers frequency synchronisation is 
usually achieved as a part of the signal-acquisition process.
As data rates become lower compared to the carrier frequency, 
concern about frequency becomes more pressing. A given frequency
Ahmad, All-Digital OQPSK Demodulator 3-1
3  Digital Synchronisation Introduction 3.0
offset is more significant in a low data rate system than in a high 
rate system because it is larger compared to the signal bandwidth in 
the first case than in the later case.
Clock Synchronisation
The classical definition of clock synchronisation is the function of 
adjusting the receiver clock, which controls the sampling of the 
input signal, to the clock of the transmitter running at a symbol rate. 
This is now known as synchronised sampling. However in digital 
synchronisation, asynchronous sampling is used with a digital timing 
loop to get the samples at the maximum of the opening of the eye
diagram of the output data stream. The information about the
transmitter clock frequency is derived from the received signal.
It is now accepted under certain circumstances that digital signal processing is
much more attractive than its analog counter part. This is due to its well known
advantages such as the reduced space and power requirements of VLSI devices, no 
need of alignments, low cost, looser manufacturing tolerances etc. There are less 
considered advantages like memory which is difficult in analog signal processing 
and delay implementation which is cumbersome in analog circuitry and trivial in 
digital hardware. Nowadays tailor made microprocessors for DSP operations called 
digital signal processors have much enhanced the power of digital signal 
processing hence the interest in all-digital synchronisation.
These considerations have led to the development and study of digital 
synchronisation techniques. These are mostly derived from the traditional analog 
methods (such as phase locked loops) but many unique digital methods also exist 
(such as timing correction). Now DSP based synchronisation is emerging as a new 
area in its own accord [Mey'91].
DSP based synchronisers are now a central part of low and medium rate modems 
employing all-digital implementation. Analog modems can only survive at high data 
rates which are too fast for digital techniques. The speed boundary between digital 
and analog techniques is rising rapidly as digital techniques and hardware are 
attaining greater speed. The new digital signal processors (e.g. TMS320C40) have 
greatly increased the processing power available through parallel processing.
The following sections will provide a systematic approach to the development of 
digital synchronisation algorithms.
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3.1. Signal Model
A mathematical model applicable to all binary modulation techniques (BPSK, 
QPSK, OQPSK) is adopted for comparison and analysis of synchronisation 
algorithms.
Assuming an additive white Gaussian noise (AWGN) channel model with carrier 
frequency uncertainty v due to Doppler shift (and down conversion errors), 
unknown carrier phase 0 and symbol timing r ; the complex envelope of the 
received signal r(t) is given by;
Where {am} and {b/n} are in-phase and quadrature-phase binary data symbols 
which randomly take the value -1 and 1; ht (•) and hq (•) are the in-phase and 
quadrature phase baseband pulses; n(t) is a complex-valued Gaussian white noise 
process with statistically independent real and imaginary parts, each having a two- 
sided spectral density of N0 / 2; T is the symbol period.
The expression (3.1) is interpreted for different modulation schemes as;
m m
(3.1)
BPSK
r(t)= Y tnmh ( t - m T - x )  e (3.2a)
m
QPSK
hi(t) = h(t);hq(t) = h(t)
-j(e+2nvt) + n(t)
m m
(3.2b)
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OQPSK
ht(f) = h(t); h (t) = h(t- y)
r(t) = , a?H /i(f - mT - t ) ■+ j y  bm h { t -m T ~ \ - x ) ~j(8+2itvt)+ n(t)
(3.2c)
The response g(f) of the matched filter (with impulse response h { - t)) when driven 
by the base band pulse h(t) is;
g(t) -  J  h(t+x)h(x)dx = h(t) ® h(~t)
It is assumed that g(() satisfies the first Nyquist criterion: 
g{kT) -  0 (for k = 0,1,2...); a raised cosine frequency response G(/) with roll off 
factor a  (a e (0,1)) will be taken for g(t) which is given as;
g(t) = sin( n t / T ) cos( a n t / T )
n t / T  \ ~ { 2 a t ! T)2 
and its Fourier transform G(/);
(3.3)
1 l/N
I - a 
IT
1-sin
2 T IT
1+ (X
IT <1/1
(3.4)
Fig.3.1 shows the shape of G(/) for typical values of a and corresponding g(t).
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Fig.3.1 Pulses Satisfying Nyquist First Criterion
3.2. Parameter Estimation
Synchronisation, the essential feature of coherent demodulation, requires the 
estimation of reference parameters frequency v, phase 9 and symbol timing t of 
the received signal. The estimates of these parameters are used by the respective 
synchroniser on the received signal for the detection of data {aM} and {b„J.
From optimal estimation theory, the principle of maximum likelihood estimation 
(MLE) has provided an underlying principle for the design of many classes of 
synchronisers ( which are discussed in the later sections). The MLE approach 
provides near optimum estimates in terms that estimates have minimum noise- 
caused variance (that is possible from any estimate on the particular signal over the 
available observation time) and are unbiased.
The MLE principle treats the reference parameters v, 9 and T as random variables 
and does not require any prior knowledge except the basic characteristics such as 
modulation format, pulse shape and symbol alphabet. If a priori knowledge about 
v, 6 and t exists or a priori probability density functions of v, 0 and t are 
obtainable then the maximum a posteriori (MAP) estimation results. In many 
cases, however, a priori probability density functions of these parameters are
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either unavailable, or if available, result in too complicated synchroniser 
structures for example [Del'89] [BOT'80].
Therefore the MLE approach is treated here in detail which provides the basis to 
derive any specific synchroniser structure from first principles.
3.2.1. Maximum Likelihood Estimation
Given the signal and noise model, one can develop the required synchronisation 
algorithm from the first principle of MLE techniques. The derived algorithms might 
turn out to be too complicated for a practical realisation but the complexity of the 
algorithm can be reduced to desir ed level by the approximation depending upon the 
application.
Consider a transmitted signal jfo'F). The signal format is completely known 
except for the parameter T7. The parameter T7 is a vector rather than scalar quantity 
which is;
'E € [v ,0 ,T ,{a J ,{&,„}]
It is assumed that the parameter T7 is unchanged during the observation interval T0 
and is corrupted by additive white Gaussian noise of two-sided spectral density of 
N0 / 2 at the receiver. The received signal r{t) is;
A ^The maximum likelihood estimate T7 of the parameter T7 is the trial value T7 that 
maximises the likelihood function defined by [Cra'46] and [Gar'88] and is
given by;
0 T„ .
(3.5)
The integral in the above equation gives the distance between r(t) and <$’(/> T7), the 
trial value s ( t ^ ) corresponding to the minimum distance gives the maximum 
likelihood estimate.
The constants An are positive constants and are immaterial for the maximisation 
procedure [Gar’88][Kob'71]. The integrand in (3.5) is always positive and real,
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hence L('F) is maximised by that value of ¥ that minimises the integrand, or in 
other words the distance between r(t) and s( t ,^ ) is minimised.
Expanding the integrand in 3.5;
2  | ~  |2
Where \r(t)\2 is simply the energy of the received signal plus noise and is
independent of the trial value 4* and can be ignored for the purpose of estimation.
~ 2The second term s(/,vF) on right hand side of above equation is the energy of
the local replica signal, this cannot be ignored without further consideration. This 
can only be ignored if;
® the signal £((,40 has constant envelope
® the parameter to be estimated is carrier phase or frequency (the signal 
has the same energy for any phase or frequency).
If the p a r a m e t e r  to be estimated is the timing and if the signal does not have a
constant envelope, the second term will depend upon t and To. For the*
modulation schemes under consideration, we have |am| = |bm| = constant for all m 
so that envelope variations come about from channel impairments. Energy of the 
replica signal s(/,vF) is only a weak function of t if T0 »  T . Any variation of the
second integral would be a small end effect. Neglect of s((,'F) 
noise into timing recovery [Gar'88].
can introduce self
Thus the simplification of (3.5) for constant envelope PSK signals results in the 
following likelihood function;
L('F) = A3 exp
° T„
(3.6)
It follows from the fact that a value of y that maximises f ( y ) also maximises 
ln(/(y)), a log-likelihood function is defined as;
(3.7)
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The above log-likelihood function requires the correlation between the trial replica 
s ( t ,^ ) and received signal r(t) to be maximised. This likelihood function is the 
basis of MLE for the development of practical synchroniser structures.
3.2.1.1. L og -lik e lih ood  Function fo r BPSK, Q PSK  and 
O Q PSK
As given in (3.1) the modulated signal s(t, T7) for BPSK, QPSK and OQPSK is;
S  (t -  mT - t ) + bmhq (t -  mT - t ) ,-jo (3.8)
It is assumed here that frequency offset v is zero for simplification, it will be 
treated as a separate issue in the next chapter.
Taking into account the correlation integral of the log-likelihood function A(xl7) 
and ignoring the constant terms, the log-likelihood function A('l7) for an 
observation interval of T0 is given as;
(3.9)
Using the signal model of (3.8) and changing the order of integration and 
summation in (3.9), yields the following log-likelihood function;
A(T0,47) = 9t M MJ r(t)anf a { t - m T  - f ) d t - j r (t)bmhq( t - m T - f ) d t
m-1 _ o o  w=l.—
(3.10)
Where integration limits are changed to [-00,00] and summation limits to [1 ,M] to 
achieve the simplifications; M is the number of symbols in the observation interval 
T .O
The further approximation of (3.10) is made by splitting the equation into real and 
imaginary parts, the modified log-likelihood function A(xf7) is;
Ahmad, All-Digital OQPSK Demodulator 3-8
3 Digital Synchronisation Parameter Estimation 3.2
A(r„,’t') = 9S
M “  M  _  «
^  Jr(f)/t, ( t - m T  - f ) d t  e~J9 +3 J r(t)hq ( t - m T  — f  )dt
Wl” l  —oo m = l  —oo
(3.11)
The above approximation can introduce pattern dependent self noise [Mey'80] 
[Gar'88]. The pattern-dependent self noise is caused by certain data sequences.
The integrals in (3.11) are the samples from the output of the signal matched filter 
and are defined as;
p(m, t) = | r(t)ht (t - mT - f )dt (3.12a)
q(m,f) = ^ r(t)hq( t - m T - T ) d t (3.12b)
This simplifies expression (3.11) to;
A(To5xF) =
M
m=1
M
OT=1
3.2.1.2 C lassification o f MLE
(3.13)
The likelihood function of (3.13) suggests joint estimation of data {aOT,bOT}, carrier 
phase 0 and symbol timing T. This involves maximisation of the above likelihood 
function in thi'ee dimensions where data {am,bm-} is discrete but the other two ai*e 
continuous. This process is complicated and requires a great deal of processing 
power. The simplification is made by reducing the three dimensional estimation 
problem to a two dimensional case [Fra’80], in the following two categories of 
likelihood function.
Data-Aided (DA) Estimation
The DA estimation or decision directed(DD) estimation makes use 
of the receiver’s decisions, the resulting likelihood function Ada js.
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ADA(0,f) = 5^ flm9t{p(7?i,T)e ;6} + ]T£,H3{q(ra,T)e je}
m m
(3.14)
^ AThe quantities aw and b;n are the receiver's decisions corresponding 
to the trial values of the carrier phase and symbol timing.
am =sgn[9t{p(m,f}] (3.15a)
bm = sgn[3{q(m,f }] (3.15b)
The complex quantities p( •) and q( • ) are given for the considered 
modulation techniques;
BPSK
QPSK
OQPSK
q(m,f) = 0 
p(m,f) = q(m,f) 
q(m,Y) = p(ra,T + T /  2) 
= p(m + i,f)
Synchronisers which produce the estimates that maxiinises A da are 
called DA or DD synchronisers.
Data aided estimation is only possible when transmitted data is 
already known. In this case synchronisation is achieved by sending a 
special data training sequence known as a preamble. In the case of 
random data the performance is bounded by the receiver's decision 
emor probability.
Non Data A ided (NBA) Estimation
Non data aided estimation is obtained from the likelihood function 
of (3.13) by removing the data values through averaging the 
likelihood function over all possible values of aOT and bm The
simplified NDA likelihood function is given by[Mey'86][Gar'88];
Anda (#> = X ln cosh[^ {p(tfL %)e~Jd} + J >  cosh|^3{q(m, f  )e~Jd }j
(3.16)
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There are a large variety of carrier and symbol synchroniser algorithms which 
maximise the DA or NDA likelihood functions (3.14-16). There are three 
approaches usually found in the literature for maximisation which are summarised 
in the following section.
3.2.1.3. Extraction o f Estim ates
Three different methods of actually extracting estimates from likelihood functions 
have been adopted in the literature. All these approaches are suitable for pure 
digital implementation with varying complexity and feasibility, and produce 
different receiver structures.
Parameter Search
The joint ML estimation using direct search to maximise (3.13) is 
only feasible when reducing dimensions. [Asc'89] and [Oer'86] have 
used the DD (or DA) approach thus reducing the search to two 
dimensions. This is achieved by the quantizing 6 into N - and f 
into NAf equally spaced steps since both have a finite range (phase 
—71 toK and time - T f  2 to T 12). The global maxima is found 
through parallel search and the resulting trial values generate the 
required estimates 6 and f .
As this approach is based on the DD likelihood function, the initial 
acquisition can be a problem without preambles as no correct 
decisions are available before synchronisation.
Iteration
The necessary but not the only condition for the maximisation of 
the likelihood function is;
d fA H
= 0 (3.17)
¥i=Vi
Where \j/i is a single element of the unknown trial parameter . It 
is the most important class of practical synchronisers where partial 
derivatives of the likelihood function (3.13) define the error 
detector algorithms [Gar’88]. The error detector maximises the
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likelihood function by tracking the zero in a feedback loop 
iteratively in the following form[Kob'71].
hi this case the estimate is derived on a symbol by symbol basis, 
therefore smoothing is carried out by a narrow band loop filter, or 
the observation interval is extended over many symbols by an 
integrate and dump device. The correct sign and value of kp and kt 
scalars ensures the convergence. The structure of loop employing
(3.14) is illustrated in fig.(2.4).
Direct Computation
It is shown that maximisation of the likelihood function in the 
iterative approach using a tracking loop [Fra'80] or stochastic 
approximation [Kob'71] are not the true ML estimations [Kam'83].
It follows from the necessary ML condition dA(^, )/dy/i =0 that it 
is possible to solve for the value of y/i that satisfies the condition 
rather than searching the nulls by use of error detectors in an 
iterative loop. This method of estimate extraction forms a feed 
forward synchroniser structure [Vit'83] for necessary correction. 
This synchroniser structure is shown in fig.2.5 and the synchroniser 
algorithm is given in the next section. The other class of direct 
computation based on open loop structure [Kam'82,85,86] is not 
considered here due to its large computational requirements. The 
direct computation method in any of the above forms requires a 
large number of computations for DSP implementation.
The literature on synchronisation is rich in a large variety of algorithms for carrier 
and symbol synchronisation. These algorithms can be related to ML criterion. The 
synchronisers that maximise the likelihood functions(3.14-16) are purely ML but
(3.18a)
Symbol: (3.18b)
3.3. Synchroniser Algorithms
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there are many which approximate these likelihood functions to achieve 
simplifications. All of these synchronisers can be implemented in a feedbaclc(FB) or 
feed forward(FF) structure. The remaining ad hoc synchronisers which cannot be 
related to ML criterion, operate according to the spectral line generation principle 
which has been widely used in analog circuitry.
A systematic classification of synchronisation algorithms has been given in 
Dr.Gardner's study report [Gar'88] which contains an extensive overview of 
synchronisation algorithms suited for digital implementation. The synchronisers 
considered are not only from [Gar'88] but a few newly developed algorithms are 
also included.
3.3.1. Carrier Synchronisation
Most of the carrier synchronisation algorithms make use of the receiver's timing 
estimate: these operate on the complex-valued matched filter output samples, taken 
at the estimated decision instants. Some carrier synchronisation algorithms do not 
require any knowledge about timing: they operate on the continuous-time output 
of a prefilter driven by the complex envelope of the received signal. This is an 
analog implementation. These analog synchronisers can be implemented in digital 
form by non-synchronised sampling of the time-continuous received signal at a rate 
sufficiently higher than the frequency aliasing at the output of the non-linearity 
(squarer, quadruples hardlimiter etc.). The resulting sampling rates might exceed a 
multiple of the Nyquist rate (1 + cO/r depending upon the type of the non- 
linearity.
The carrier synchronisation algorithms are categorised according to their respective 
ML estimation method (3.14-16) or some ad hoc principle upon which they are 
based (i,e. squarer (SQ), spectral line generation non-linearity (NL)) or the author 
who introduced the principle (Viterbi and Viterbi (V&V)).
3.3.1.1. Decision Directed (DD) ML Synchron isers
The DDML carrier synchronisers maximise the DA likelihood function (3.14) for a
Acarrier estimate 0 . As these operate on receiver decisions, the timing estimate is
Aassumed to be known. The estimate 6 can be obtained by means of both feedback 
(FB) and feed forward (FF) algorithms [Kob'71, Fal'77, Sim'79, Fra'80, Mey'80a, 
Gar'88].
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FB
The DDML feedback synchroniser makes use of the error samples 
from the phase error detector, taken at instants kT proportional to 
the derivative with respect to the trial value of the carrier phase in 
the DD likelihood function of (3.14).
ue (k, 6 ,T) = 3[{aAp(&,T) - j b kq(k,T)}e ■jo
FF
The feed forward algorithm produces the actual estimate 6 rather 
than an error signal as shown in fig(2.5). The DD estimate is given 
as;
0 = arg X ( a* p(/c*T" W b* q(£>T))*=i
3.3.1.2. Non data-aided(NDA) ML Synchron isers
The carrier phase estimate of NDAML algorithms maximises the NDA-lilcelihood 
function (3.16) for a given tuning estimatef. The carrier estimate can be obtained 
by means of both feedback and feed forward algorithms[Sim'79, Fra'80, Mey'80a, 
Gar'88].
FB
The phase error detectors for BPSK, QPSK and OQPSK are;
ue (k, d ,T) = 3[{p 2 (/c,T) - q2 (/c,Y)}e j20 ]
(B P SK , O Q P SK )
Ua(lc, e,f) =  1 3 f-p 4 (k, 1 (Q P SK )
A  L J
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The minus sign in the expression for QPSK is due to the fact that 
the argument of the complex QPSK symbol a* + jbk is supposed to 
be an odd multiple of n / 4 [Jas'91].
FF
AThe estimate 6 produced by NDAML estimation is;
0 — arg S  {p2 (Ar )-q 2 (*>*)}
k=1
(B P SK , O Q P SK )
=  —arg (Q P SK )
3.3.1.3. Viterbi and Viterbi (V&V) Synchron isers
The original V&V caiTier synchronisation algorithm [Vit'83] is NDAML 
feedforward for MPSK signal (M=2 and M=4 correspond to BPSK and 
QPSK/OQPSK, respectively). An equivalent feedback V&V carrier 
synchronisation algorithm has been developed and extended to include OQPSK 
[Moe'90c][Jas'91].
FF
The carrier phase estimate is;
6 =— arg M  6 XF(|p(/c,T)|)e'M*'5(pW>)k=\
(B P SK , Q P SK )
or
1 »
k= l k=1
(O Q PSK )
Where F( ♦ ) is an arbitrary function and the examples given in 
[Moe'90b] are F(u) = 1, F(u) = u and F(w) = u2.
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FB
The phase error detector output is given by
ue (k . , 6 , i )  -  -“ F(|p(/c,t )|)sin{Mai'g(|p(^ ,T )|) - M0 }
(B P S K ,Q P S K )
or
(/c,0,t) = ip(|p(A:,'f)[)sin{2arg(|p(/c,/f)|)-2 0} 
-^ F(|q(/c,f)|)sin{2arg(|q(/c,f)|)-20}
(O Q P SK )
3.3.1.4. Carrier synchron isers Independent o f tim ing
Carrier synchronisers which make use of timing estimates (previous section) are 
influenced by the symbol synchronisation operations and this interaction may give 
rise to acquisition problems in certain cases [Gar'88, Ahm'92b] which will be 
pointed out in chap5. One solution to avoid this problem is to use carrier 
synchronisers which operate independently of the symbol timing. These 
synchronisers operate on time-continuous signal (analog implementation) but can 
be adopted for digital implementation by using respective digitised versions based 
on non-synchronised sampling.
Costas Algorithms
The structure of the Costas loop with passive arm filters and 
hardlimiter can be obtained from the DDMLFB carrier synchroniser 
by simply removing the sampling at decision instants, so that the 
algorithm operates on the (non-synchronised samples of the 
underlying) continuous time matched filter output signal. This 
matched filter can be replaced by some prefilter with a real valued 
impulse response hft).
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FB
The phase error detector output is given by
U q (t, 0 ) = 3{(mt. (f) - j m ? (t))e je}
Where
(t) = sgn[9t(y(Qe je )j
m q(t) f s g n [ 3 ( y ( 0 ^ ) l  (O )Q PSK  
j  0 B P S K
can be considered as continuous-time estimates of the binary data 
sequences, and y(t) denotes the pre-filter output signal:
Squaring Algorithms
The structure of the squaring (BPSK) and quadrupling (QPSK) 
loops can be obtained by removing the sampling at the decision 
instants from the NDAML carrier synchronisers. In the case of 
OQPSK, squaring results in an algorithm which is completely 
inoperative, because the average phase error is identically zero, 
irrespective of the carrier phase error [Gar'88].
y(t) = x(t)®h,(t)
FF
The phase estimate obtained is;
FB
The phase error detector output is given as;
(BPSK)
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ue( t , 0 ) = ~ z [ y 4(t)e-4j§] ((O )Q PSK)
F F
The phase estimate is obtained in a similar manner to the NDAML 
feedforward carrier synchroniser by removing the sampling at the 
decision instants, the estimates are given as;
0 — arg
KT
j y 2(t)dt (B P SK )
e =— arg 4
KT
J y4(t)dt ((O )Q PSK)
3.3.2. S y m b o l S y n c h ro n is a t io n
The symbol synchronisation methods based on ML criterion make use of the 
likelihood function of (3.13) and operate on phase-rotated samples; thus the carrier
Aphase estimate 6 is assumed to be known. As explained earlier, the approximations 
made in the development of the likelihood function (3.6) produces data dependent 
self noise in the estimates of timing recovery [Kob'71,Gar'88]. One solution is to 
use the exact likelihood function of (3.5) which leads to a more complicated 
solution, the other solution suggested by [Gar'88] is to use a compensatory term 
which cancels the self noise. This cancellation principle closely resembles that of a 
decision feedback equaliser [Jas'91]. The algorithms presented here are based on 
the simplified likelihood function and does not take into account the compensatory 
term.
Different classes of symbol synchronisers are obtained by maximising the likelihood 
functions (3.14-3.16). This requires the following quantities for a given carrier
Aphase estimate 6 , in the case of FFML synchronisation:
pr(£ ,f,0 ) = 9t[p(/f,f)e p.(/c,f,0 ) = 3 [p(/c,f)e je
qr(^ ,f,0 ) = 9t[q(A :,fy;0] A - r A .L J qi (/c,T,0 ) = 3 [q(^,T)e Jt> j
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The feedback ML synchronisers which try to make zero the derivative of the 
likelihood function with respect to T also needs the following quantities;
p'r(&,T,0) = p'(&,T)*r'0] p;(/c,r,6?) = 3[p\ k , i ) e ~ je^
Where
These are the samples from the derivative of the signal matched filter.
The symbol synchronisers are categorised in a similar way to that of carrier 
synchronisers and the carrier independent ad hoc symbol synchronisers are also 
given which can be related to MLE.
3.4.2.1. Decision D irected (DD) ML Sym bol Synchron isers
The DDML symbol synchronisers produce the timing estimate that maximises the
ADD-likelihood function (3.14) for a given value 0 of the carrier phase estimate; 
decisions about the data symbols are available. The timing estimate can be obtained 
either by means of a feedforward (search method) or a feedback algorithm.
These algorithms have been considered in [Git'71, Kob'71, Fal'77, Fra'80, Moe'84b, 
Mey'80a, Gar'88].
FF
The DDML feedforward algorithm produces an estimate T which 
maximises the DD-likelihood function;
A max T = „T X  fe*Pr */C’ + ,^0)}k=1
This search is performed over all trial values t in the interval 
(-77 2,772).
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FB
The feedback DDML symbol synchronisers (fig.2.4) produce a 
timing error detector output which is proportional to the derivative, 
with respect to the trial value of the estimator, of the DD-likelihood 
function;
(/t,f, 0 ) = a* p; (/t,f, 0) + b* q'(/c,f, 0)
This algorithm requires the implementation of the derivative 
matched filter or alternatively the derivative of the samples at the 
output of matched filter can also be used [Gar'88].
3.3.2.2. Non-Data A ided  (ND A) ML Sym bol Synchron isers.
The NDA ML symbol synchroniser produces the timing estimate which maximises 
the NDA-likelihood function (3.16) for a given value 0 of the carrier phase 
estimate. The non-linear function In cosh (x) is not readily computed in digital 
environments. Two approximations for In cosh (x) are considered [Gar'88];
.2
XIn cosh(x) = j — | |x| is small
In cosh (x) = |x| |x| is large
The small-x approximation is used for the NDA-likelihood function which 
corresponds to low signal-to-noise (S/N) ratio.
The timing estimate can be obtained either by means of a feedforward algorithm 
(search method) or feedback algorithm. The algorithms are found in [Fra'80, 
Mey'80a, Moe'84b, Gar'88].
FF
The NDA ML feedforward algorithm yields an estimate i , which 
maximises the NDA-likelihood function;
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The search is performed over all trial values f  in the interval 
(-772,772).
F B
The timing error detector output of the feedback NDAML symbol 
synchroniser is given as;
uT( k , f , 0 )  = pr(k , f , d )v ' r( k , f , d ) + q i( k , f , 6 ) q /. (k, f ,O)
Like the DDML feedback symbol synchroniser, it also requires the 
time derivative of the matched filter.
3.3.2.3. Gardiner's Zero C rossing Detector (G A ) A lgorithm s
A timing error detector based on zero crossings is introduced by Gardner [Gar'86] 
for BPSK and QPSK signals and is further extended to include OQPSK [Gar'88]. 
This algorithm is a close approximation to the NDAML symbol synchronisation. It 
is also shown that the same algorithm can be derived from the ML principle 
[Oer'87].
The timing error detector output is given as;
uT ( k , f , 0) = pr (k + £,f,0 )[pr (k , f ,  0 ) - pr (k + l,f,0 )]
+ q, (k + i,f ,0 )[qt. (k , f ,G) - q, (k + \ , f  , 0 )]
(B P SK , Q P SK )
Ur (k, T, 6) = qr(k + 1 ,f ,0 )[pr (k,i,e )-Vrtt + Lt , 0 )]
+ p, (/c,f , 6 )[q. ( k , i , 6 ) - q; (k + I f ,  0 )]
(O Q PSK )
3.3.2.4. Mueller and Mueller (M&M) A lgorithm s
This class of algorithms is developed by Mueller and Mueller [Mue'76] which is a 
DD feedback symbol synchronisation. The timing error signal is;
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ur (/c, f, 0) = a*pr (k +1, T, 0) -  a*+ipr (/c, t, 0)
+ b*q i (k + 1, f, 0) - b lc+lq i (k, f, 0)
Another closely related algorithm is;
«, (l,f ,0 ) = (a,_, - aM)pr (£,f ,6 ) + (6,.!- bt+1)q,
This is called the modified M & M  algorithm and is introduced by [Moe'88b].
3.3.2.5. Squaring A lgorithm
This algorithm is similar to the continuous-time filter and square synchroniser in 
that the input signal is squared and the resulting spectral component at the symbol 
rate is extracted by a filtering operation. In the digital implementation the spectral 
line at 1/ T can be computed directly using a DFT [Oer'88a]. The DFT complex
coefficients are computed at the symbol rate for every section of length KT. A
matched filter can be used such that no additional filtering is required.
The timing estimate f is;
As after squaring, the bandwidth of the signal is doubled, the sampling rate N I T  
should be sufficiently higher, most of the MPSK signals require only iV = 4. 
Therefore only a 4 point DFT every symbol is needed.
3.3.2.6. Carrier-Independent Sym bol Synchron isers
All symbol synchronisers considered so far make use of the carrier phase estimate
A0. An advantage of symbol synchronisers operating independently of the carrier 
phase estimate is that acquisition of timing does not require prior acquisition of the 
carrier phase. The quadratic "carrier-dependent" algorithms become equivalent to 
their "carrier-independent" version for BPSK and QPSK [Gar'88]. There is no 
carrier-independent tracking symbol synchronisation algorithm yet identified for 
OQPSK.
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NDAML(FF)
The carrier-dependent NDAML search algorithm becomes 
completely carrier-independent for BPSK and QPSK [Gar'88], the 
timing estimate becomes after some mathematical manipulation;
A max T = _T X p2(£,t )k=l ( B P S K ,  Q P S K )
NDAML(FB)
The NDAML feedback synchroniser becomes;
( £ , t )  =  9 t { p *  ( k , t ) }  ( B P S K ,  Q P S K )
GA
The Gardner's zero crossing detector simplifies to;
u r  ( / c , t  )  =  9 t { p *  ( k + T ,  Y ) [ p  ( / c , T )  -  p ( f c  +  l , r ) ] }
( B P S K ,  Q P S K )
Non-Linear (NL) NDA Algorithms
In [Moe'90b] a class of carrier independent symbol synchronisers have been 
introduced for MPSK signals which only operate at one sample/symbol. The timing 
error detector output is given by;
u, (k,T) = {f (|p (*,t )|2 )- f (|p (* + 1,-r )|2 )}<K{p* (k + l,f)p(*,f)}
( B P S K ,  Q P S K )
Where F( *) is an arbitrary function.
3.3.3 Joint Carrier and Symbol Synchronisation
The likelihood functions (3.144-16) suggests the joint estimation of carrier phase 
and symbol timing excluding the third parameter data from the likelihood function 
of (3.13) (which is to be recovered ultimately using timing and carrier estimates). 
In case of the data-aided or decision directed (DD) likelihood function, the 
receiver's decisions are employed and for NDA operation, the likelihood function
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of (3.13) is averaged over all data values. These two operations (DD and NDA) 
are shown to be equivalent at high signal-to-noise ratios [Mey’80,Moe'84] but in 
some cases DD joint estimation is proved to be optimum [Kob'71, Gar'88] 
provided the receiver's decisions are mostly correct.
Any of the carrier synchronisation algorithms (DD or NDA ML) of section (3.4.1) 
can be combined with the respective symbol synchronisation algorithm (DD or 
NDA ML) of section (3.4.2) to have joint estimates. These carrier and symbol 
synchronisation algorithms could be used in the following way to find joint ML 
estimates [Jas'91];
The feedforward structure (search method) is most suitable for joint estimation and 
yields faster acquisition whereas the feedback structure (tracking method) the 
acquisition is complicated and may lead to failure due to hang-up problem 
[Gar'88]. Therefore only the feedforward algorithms for DD and NDA joint 
estimation are given here. These algorithms are suitable for all three modulation 
formats considered (BPSK, QPSK, OQPSK).
3.3.3.1. Joint Decision-D irected (JDD) ML FF A lgorithm
This JDDML(FF) algorithm is considered in [Gar'88] and has been implemented in 
a high data rate digital receiver [Asc’89]. It is important to note that the timing 
estimate implicitly depends on the carrier phase estimate through the receiver's 
decisions. The timing estimate is strictly carrier-independent only when the data 
symbols are known in advance, i.e. during a known training sequence.
Ai) Take an initial value 0(0) for carrier phase estimate; set k = 1.
A ^ii) Use 9 { k - \ )  in the symbol synchroniser to obtain t (k).
iii) Use f (k) in the carrier synchroniser to obtain 0 (/c).
iv) Set k = k + 1 and return to (ii).
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S.3.3.2. Joint Non Data-Aided (JNDA) ML FF A lgorithm
The NDAML(FF) carrier synchronisation algorithm for QPSK is different from the 
respective BPSK and OQPSK algorithm; this results in two JNDAML(FF) 
algorithms which are;
6 = arg X{p 2(^T)-;q2(/c,T)}
k=1
A max T = „T *=i *=1
and
(B P SK , O Q P SK )
A max T = _T
0 = -arg 4 X ~ p 4(M)t=i (Q P SK )
As the timing estimate is strictly independent of the carrier phase estimate for 
BPSK and QPSK, the carrier phase and symbol timing can be acquired during the 
first block of K symbols without using the preamble. But in case of OQPSK the 
preamble is important for the acquisition process because the timing estimate for 
OQPSK is dependent on the carrier phase.
3.4. S u m m a ry
Synchronisation is the vital part of the digital demodulator design in coherent 
detection. It leads to different demodulator structures which can be used in variety 
of applications depending upon the channel constraints. The development of all 
digital OQPSK multicarrier demodulator is dependent on the availability of the 
synchronisation algorithms that most suit the channel characteristics.
The best choice of the synchronisation algorithms can only be performed if one has 
thorough understanding of the underlying principles. This is achieved by having a
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systematic study of modern digital synchronisation. The basis of this study is the 
MLE principle which is important in grasping the terminology and categorisation 
of different practical synchroniser structures.
After discussing the MLE principle, the likelihood function for binary modulation 
schemes (BPSK, QPSK, OQPSK) is derived. Different simplifications of this 
likelihood function give birth to different classes of practical synchronisers. A 
survey of carrier and symbol synchronisation algorithms based on these classes is 
presented.
These algorithms provide the choice of most suitable demodulator structure for our 
specific case of OQPSK. The algorithms suitable for OQPSK are examined and 
their performance is evaluated in chapter 5.
Ahmad, All-Digital OQPSK Demodulator 3-26
3.5. R e fe r e n c e s
3  Digital Synchronisation References 3.5
[Ahm'92b]
[Asc'89]
[Boo'80]
[Cra'46]
[Del'89]
[Fal'77]
[Fra'80]
[Gar'86]
[Gar’88]
[Git'71]
J. Ahmad, T. G. Jeans and B. G. Evans: "DSP based carrier 
recovery technique for OQPSK mobile satellite communications", 
Proc. 6th European signal processing Conference, Brussels - 
Belgium, paper A3.L-9, August 1992.
G. Ascheid, M. Oerder, J. Stahl and H.Meyr: "An all digital receiver 
architecture for bandwidth efficient transmission at high data rates", 
IEEE Trans. Comm., Vol. COM-37, pp.804-813, Aug.89.
R. W. D. Booth: "An illustration of the MAP estimation method for 
deriving closed loop phase tracking topologies: The MSK signal 
structure", IEE Trans. Comm., Vol. COM-28, no.8, pp.l 137-1142, 
Aug. 1980.
H. Cramer: Mathematical Methods of Statistics, Princeton Univ. 
Press, 1946.
E. Del Re and R. Fantacci: "Joint carrier and clock recovery for 
QPSK and MSK digital communications", IEE Proceedings Part I, 
Vol. 136, no.3, pp.208-212, June 1989.
D. D. Falconer and J. Saiz: "Optimum reception of digital data over 
the Gaussian channel with unknown delay and phase jitter", IEE 
Trans. Inform. Theory, Vol.IT-23, pp.l 17-126, Jan. 1977.
L. E. Franks: "Carrier and bit synchronization in data
communication - A tutorial review", IEEE Trans. Comm., 
Vol.COM-28, pp.913-920, Aug. 1980.
F. M. Gardner: "A BPSK / QPSK timing error detector for sampled 
receivers", IEEE Trans. Comm.,Vol.COM-34, pp.423-429, May 
1986.
F. M. Gardner: "Demodulator Reference Recovery Techniques 
Suited for Digital Implementation", ESA Final Technical Report, 
Estec contact no.6847/86/NL/DG, Aug. 1988.
R. D. Gitlin and J. Salz: "Timing recovery in PAM systems", Bell 
System Technical Journal, Vol.50, pp.1645-1669, May-June 1971.
Ahmad, All-Digital OQPSK Demodulator 3-27
3 Digital Synchronisation References 3.5
[Jas'91]
[Kam'83]
[Kam'85]
[Kam’86]
[Kob'71]
[Mey'80]
[Mey'90]
[Moe'84a]
[Moe'84b]
[Moe'88]
[Moe'90a]
T. Jasupret, M. Moeneclaey and G. Ascheid: "Digital Demodulator 
Synchronization Performance Analysis", ESA Final Technical 
Report, Estec contract no.8437/89/N1/RE, June 1991.
P. Y. Kam: "Coherent detection of PSIC without a carrier recovery 
loop", Globecom'83, pp. 1532-1534, 1983.
P. Y. Kam: "Carrier phase recovery for BPSK using maximum 
likelihood estimation theory", Globecomf85, New Orleans LA, 
pp. 1424-1428, Dec. 1985.
P. Y. Kam: "Maximum likelihood carrier phase recovery for linear 
suppressed digital data modulations", IEEE Trans. Comm., 
Vol.COM-34, no.6, pp.522-527, June 1986.
H. Kobayashi: "Simultaneous adaptive estimation and detection 
algorithm for carrier modulated data transmission systems", IEEE 
Trans. Comm., Vol.COM-19, pp.268-280, June 1971.
M. H. Meyers and L. E. Franks: "Joint carrier phase and symbol 
timing recovery for PAM systems", IEE Trans. Comm., Vol.COM- 
28, pp. 1121-1129, Aug. 1980.
H. Meyr and G. Asceid: Synchronization in Digital
Communications, Vol.l: phase-, frequency-Locked Loops and 
Amplitude Control, John Wiley and sons, Newyorlc, 1990.
M. Moeneclaey: "Prefilter optimization of the filter and square 
synchronizer", AEU-38, pp.257-261, July 84.
M. Moeneclaey: " Two maximum likelihood synchronizers with 
superior tracking performance", IEEE Trans. Comm., Vol.COM- 
32, pp.l 178-1185, Nov. 1984.
M. Moeneclaey: " Tracldng performance comparison of clock 
synchronization algorithms suited for digital implementation", Proc. 
First International Workshop on Digital Signal Processing Applied 
to Space Communications, Noordwijk - Netherlands, pp.98-104, 
Nov. 1988.
M. Moeneclaey and T. Batsele: "Carrier independent NDA symbol 
synchronization for M-PSK, operating at only one sample per 
symbol", Globecomf90, Sandiego, paper 407.2, Dec. 1990.
Ahmad, All-Digital OQPSK Demodulator 3-28
3 Digital Synchronisation References 3.5
[Moe’90b]
[Mue'76]
[Oer'86]
[Oer'87]
[Oer’88]
[Sim'79]
[Vit’83]
M. Moeneclaey and G. Ascheid: "Extension of the Viterbi and 
Viterbi carrier synchronization algorithm to OQPSK transmission", 
Proc. Second Int. Workshop on Digital Signal Processing Applied 
to Space Communications", Torino, paper 1-7, Sep. 1990.
K. H. Mueller and M. Muller: "Timing recovery in digital 
synchronous data receivers", IEEE Trans. Comm., Vol.COM-24, 
pp.516-530, May 1976.
M. Oerder, G. Ascheid, R. Haband H. Meyr: "An all digital 
implementation of a receiver for bandwidth efficient 
communication", Signal Processing III, Theories and Applications, 
I, T. Young et al eds., Newyork, Elsevier, EURASIP-1986.
M. Oerder: "Derivation of Gardner's timing error detector from the 
maximum likelihood principle", IEEE Trans. Comm., Vol.COM-35, 
pp.684-685, June 1987.
M. Oerder and H. Meyr : "Digital filter and square timing 
recovery", IEEE Trans. Comm., Vol.COM-36, pp.605-612, May 
1988.
M. K. Simon: "On the optimality of the MAP estimation loop for 
canier phase tracking BPSK and QPSK signals", IEEE Trans. 
Comm., Vol.COM-27, pp.158-165, Jan. 1979.
A. J. Viterbi and A. M. Viterbi: "Nonlinear estimation of PSK- 
modulated carrier phase with application to burst digital 
transmission", IEEE Trans. Inform. Theory, Vol.IT-29, pp.543- 
551, July 1983.
Ahmad, All-Digital OQPSK Demodulator 3-29
4  Automatic Frequency Control Introduction 4.0
4
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Control
4.0. Introduction
Carrier synchronisation is an essential function in digital coherent
communication systems. It is usually performed with some sort of phase-locked 
loop (PLL). In a low bit rate system, the initial acquisition of this PLL is a problem, 
as the loop bandwidth will generally be small (compared to the signal bandwidth) 
to reduce carrier phase jitter due to noise. Consequently, this small loop bandwidth 
severely restricts the lock-in range. Therefore, fast acquisition of the PLL is only 
possible if the frequency offset between the received signal frequency and the 
locally generated carrier is a very small fraction of the signal bandwidth.
Fig.4.1 AFC as an aquisition aid to  PLL
In satellite based land-mobile communication systems, there may be a large 
frequency offset due to the Doppler effect and down conversion errors. Therefore 
for fast acquisition and reliable demodulation, some sort of aided acquisition is
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needed. The popular acquisition aid is the use of an AFC (Automatic Frequency 
Control) loop which provides frequency synchronisation. AFC as an acquisition 
aid to PLL is shown in fig.4.1.
The other application of an AFC loop is in fading channels, where it might not be 
possible to carry out coherent demodulation due to synchronisation problems. A 
non-coherent modulation system (e.g. Frequency Shift Keying) is preferred in this 
situation. Then the use of an AFC loop for controlling the frequency is a necessity.
There is very little literature on frequency synchronisation as compared to the 
phase and timing synchronisation (which has been discussed in the previous 
chapter). This is mainly due to the reason that frequency synchronisation is only of 
concern in low and medium rate modems. Most of the available literature on AFC 
deals with the feedback loop structures [Alb’89, Nat'84, Mas'79, Gar'88] where a 
frequency error detector (FED) is used to provide an error signal according to the 
frequency offset. These algorithms are based on ad hoc principles and there is no 
apparent interconnection between them. The study presented here is based on the 
ML principle which has provided a common theoretical link between the 
synchronisation algorithms discussed in the previous chapter. While deriving the 
likelihood function for the modulation techniques under consideration, the 
frequency parameter v ( refer to (3.1) ) was set to zero for the sake of 
simplification. This situation can still hold true if frequency estimation and 
correction is carried out first before the synchronisation of carrier phase and 
symbol timing. It is often not possible to have reliable estimates of 6 and % in the 
presence of large carrier uncertainties. Hence the AFC loop is placed in front of the 
demodulator as shown in the second chapter.
The systematic study on ML estimation of unknown frequency of modulated 
signals has been carried out by Dr. Gardner [Gar'90b]. The basis of this estimation 
procedure for unknown frequency is the likelihood function given in (3.3) and is;
4.1. ML Frequency Estimation
(4.1)
From the signal model (3.1) of the modulation schemes considered;
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s*(t,Tr)= ^ z mhi( t - m T - f ) - j ' £ b mhq(tt - m T - f )  e Ke+2nv) (4.2)
m
Where r(t) and s*(t,W) are received and trial signals respectively.
The problem faced here is that one cannot readily isolate the parameter v , required
(Non-Data-Aided) or DD (Decision-Directed) approaches but 6 and f cannot 
easily be removed. During acquisition, when most of the receiver decisions are 
wrong, DD operations are not feasible. Therefore only the NDA approach is 
considered here.
The estimation problem is further simplified by carrying out the receiver's timing as 
an undetermined parameter [Gar'90b] and its effects on the final result are 
considered. The detailed derivation of NDA likelihood function for non-offset 
modulation schemes (BPSK, QPSK) and offset modulation schemes (OQPSK) can
be found in [Gar'90b]. For non-offset modulations, the likelihood function a(v , 0 )
is found to be independent of phase and for offset modulations the phase is 
removed by averaging the likelihood function over all phases as;
In the following section the algorithms for the frequency estimation derived from
of these algorithms can be found in [Gar'90b].
4.2. M L  F re q u e n c y  S y n c h ro n is e r  A lg o r ith m s
Three approaches for the extraction of estimates have been considered in the 
previous chapter. The classification of ML frequency synchronisation algorithms 
presented here is based on those approaches. Most of these algorithms are from 
[Gar’90b] but a newly developed algorithm [Fit'91] is also given.
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to be estimated from other parameters, data {am,bm}, phase 6 and symbol timing 
T . The data {aw, bm} can be removed from the estimation problem by using NDA
(4.3)
the likelihood function of the above signal model are given. The detailed derivation
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4.2.1. Search A lgorithm s
One approach for frequency determination is to compute a (v ) for a number of 
different values of trial frequency v [Gar'90b][Mey'90] and choose as the estimate 
v that value of v which maximises A(v). As the parameter v has finite range (or 
can be limited to a maximum frequency offset), it can be quantised to into equally 
spaced steps /VAv~ , where Av is the step size. The search can be conducted serially
by stepping through the frequency range and calculating the likelihood function for 
each step. This method may take a long time. Alternatively a parallel search is 
favourable, where a bank of k separate receivers tuned to a different frequency v k 
in the range W, at spacing Av apart can provide a faster solution. The serial and 
parallel search is illustrated in fig.4.2.
The search algorithms for modulation schemes under considerations are [Gar'90b];
ma x  Mv = . jr|p(m)| (BPSK, QPSK)T 1/1=1
v=T£[|p(m)|2+|q(m)|2] (OQPSK)
V W=1
The search is performed over all trial values v in the range [-W/2, Wf2], An 
example of implementation of this type of algorithm using parallel search can be 
found in [Tom'89].
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Fig.4.2 ML Frequency Estimation
(a) Serial Search
(b) Parallel Search
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4.2.2. Tracking A lgorithm s
The search algorithms given in the last section require a large number of 
computations to be carried out for the maximisation procedure. The computational 
requirement can be greatly reduced by using the iterative or tracking loop, where 
the error detector provides the partial derivative of the likelihood function. This 
partial derivative is minimised or zeroed by the tracking loop to satisfy the
necessary condition <9/<9vA(v) = 0.
The derived tracking algorithms [Gar'90b] for frequency error detection are ;
Where pv(/c,T) and qv(k,f ) are samples from the frequency matched filter at 
t -  0 and t ~ y respectively. The properties and implementation of the frequency 
matched filter are given in the following section.
4.2.2.1. Frequency Matched Filter
The transfer function of the signal matched filter is;
w (^£,v ,t) = 9t{p(/c,f)p*(&,f)j (BPSK, QPSK)
u,(k ,v , f ) = 3?{p(*,f)p;a>f)+q(*,f)q;(*,f)} (OQPSK)
//•(/)= | h(
Taking the partial derivative with respect to/ ;
= - j 2 n  J  th(-t)e j2nftdt
or
. Z~-<r>-j27Uth(-t)
of
Ahmad, All-Digital OQPSK Demodulator 4-6
4  Automatic Frequency Control ML Frequency Synchroniser Algorithms 4.2
The implementation of the frequency matched filter, therefore, requires 
determination of its impulse response, which is equivalent to the impulse response 
of a signal matched filter weighted by -j2nt.
As the signal matched filter is implemented digitally, so is the frequency matched 
filter. Assuming an FIR filter structure, the output p(£) when input r(n) is 
convolved with the impulse response h(-n);
N - 1
p(/fc) = r(k) ® /!(-«) = r(k)h(nTt -  kT) (4.4)
n=0
Where N is the length of the FIR filter. The output pv (lc) is therefore;
N—l
p„(lc) = r(ri)® -\J2icnh(-n)] = - j 2 n T sY\n~kM]r(n)h(nT, -k T )
n=0
(4.5)
Where M is the number of samples per symbol.
4.2.3. Direct Com putation A lgorithm
A new NDA ML algorithm developed by [Fit'91] is a direct estimation of
frequency by solving the necessary ML condition d /dv a(v ) = 0 for the parameter
V . The detailed description of the likelihood function and its solution to V by 
taking the partial derivative can be found in [Fit'91], the algorithm which can be 
implemented in a feedforward loop is given as;
i>g{RM(/)}
v = — ~ -- 1-----= F(02>g{««(0} (4.6)
i=i
i=i
and
M - l
« « (0  = X p ( A .f ) p * ( * - / . f )  (B P SK . Q P SK )
k=1
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Fig.4.3 ML frequency estimation using Direct Estimation
Where M is the number of samples in the observation interval and L is an arbitrary 
number and in [Fit'91 ] is chosen in the range {Le(l,3)}. The synchroniser 
structure based on this algorithm is illustrated in fig.(4.3). This algorithm requires 
the prior knowledge of symbol timing.
4.3. Sub-Optimal Frequency Synchronisation 
Algorithms
The algorithms given in the last section are closely related to the ML criterion 
which provides near optimum frequency estimates. But the majority of algorithms 
found in literature are based on ad hoc principles, examples are [Mes'79, Nat'84, 
Alb'89, Tak'91]. The algorithms which are the potential candidate for digital 
realisation are summarised in the following sections.
4.3.1. Frequency D iscrim inator Detectors
A frequency discriminator or error detector produces an error signal proportional 
to the frequency offset. A large variety of frequency discriminators can be found in
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[Nat'84]. These frequency discriminators are mainly based on quadri-correlators or 
discrete Fourier transform (DFT). The second type requires the prior bit timing 
information which in most cases is not available during acquisition. The 
quadricorrelator has received great attention [Cah'77] [Mas'79] [Gar'85] [And'90] 
due to its simplicity for digital implementation and its independence of bit timing. 
The type of quadricorrelator mostly found in the literature is the balanced 
quadricorrelator (BQC) which is briefly discussed here. A modified form of BQC 
is also given which provides better noise performance and is due to [Alb'89]. This 
frequency discriminator is called dual filter detector (DFD).
4.3.1.1 Balanced Quadri-Correlator (BQC)
A balanced quadri-correlator is shown in fig.4.4 as proposed by [Gar'85] [Mas'79] 
[Cah'77]. In the paper by Natli [Nat'84], it is designated cross-product AFC. A
Fig.4.4 Balanced Quadricorrelator
detailed analysis of BQC is carried out by [Gar'85] and more recently [And'90].
The received signal r(t) is given as;
r(t) = [a(t)+jb(t)]e-J2*vt (4.7)
For simplicity, the noise and phase error is assumed to be zero and from the signal 
model of (3.1);
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C, (4-8)
w = X bA ( ^ ~ m:r_T)
m
The delays in both I and Q channels approximate the differentiators. The outputs 
x(t) and y(t) are;
x(t) = [r (0] = a(t) cos 2 nv t -  b(t) sin 2nv t
y(t) = 3[r(0] = b(t)cos27rvt + a(t)sin 2n v t ^  ^
A straight forward analysis of the balanced quadri-correlator of fig.4.4, yields the 
following for its output signal;
^ ( t )  = \a ( t )a ( t -Td ) + b ( t )b ( t - 71)1 sin 2nvTd
(4-10)
+[b(t)a(t - T d)~  a(t)b(t -  Td)] cos 2 n v  Td
High frequency components resulting from the cross multiplications are cancelled 
due to the symmetrical structure of the balanced quadri-correlator.
The first term of (4.10) is the information bearing signal. The second term 
produces only pattern jitter if random data are transmitted in a MPSK system with 
M  > 2 (because a(t) ^  b(t) for M  > 2 and bit) = 0 for M  = 2).
For MPSK modulations with M  > 2, Natli [Nat’84] proposes quadrupling the input 
signal before feeding it into the BQC. This actually reduces the pattern dependent-
jitter but it is a very complex procedure for digital realisation as it widens the
spectral bandwidth. The quadrupling also results in a poor noise behaviour of BQC 
[Alb'89]. The other solution is to extend the observation interval to many symbols 
using the integrate and dump device after the BQC. It gives the better noise 
performance but results in prolonged acquisition time in the AFC loop.
4.3.1.2. Dual Filter Detector
This frequency error detector is based on a differential power measurement as 
shown in fig.4.5(a). It was first proposed by Alberty and Hespelt [Alb'89] and 
designed particularly for MPSK and MQAM systems.
The error output a, (t) for the received signal r(t) is given as;
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Uv(t) = \r+( t f (4.11)
With
r+(t) = r(t)®hp(t) 
r_(t) = r(t)®hn(t)
(4.12)
Where hp(t) and hn(t) are impulse response of bandpass filters Hp(/) and Hn( /)  
respectively as shown in fig.4.5(b).
The output of this frequency discriminator is zero when there is no frequency offset 
because the outputs of the two bandpass filters are equal and cancel each other at 
the output of the DFD. Any offset in frequency will unbalance the outputs of the 
two filters resulting in an error signal. This error signal is proportional to the 
frequency offset as long as the bandpass filters lie on the slopes of received signal 
spectra. It is illustrated in fig.4.5(c).
To suppress pattern jitter during tracking, where the frequency error is zero, 
certain conditions on the symmetry of bandpass filters and signal spectrum are 
imposed [Alb'89] [Gar'89].
The two necessary conditions formulated for pattern-jitter-free tracking by 
[Gar'89] are;
Where G(/) is the Fourier transform of g(t) which satisfies the Nyquist criterion 
as given in (3.2). This condition is pictured in fig.4.5(b).
The condition of (4.14) results in further two conditions [Gar'89] for zero pattern- 
jitter, given as;
hp(t) = K ( t ) (4.13)
Hp(y +vc)G(v +vc) = H Jy  - v j (4.14)
sxp[~j27C nT(v +vc)] = exp[-j2itnT(v - v j ] (4.15)
and
exiJp[—j 27U£T(y +V1)] = ex p [-/2/T£7’(v - v c)] (4.16)
Ahmad, All-Digital OQPSK Demodulator 4-11
4  Automatic Frequency Control Sub-Optimal Frequency Synchronisers 4.3
r ( t ) MO
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(c)
Fig.4.5 DFD frequency discriminator
(a) Block diagram
(b) Filters and received signal spectrum satisfying zero pattem-jitter condition
(c) Power spectrum of received signal with frequency offset v 0
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Where £= 0 for non-offset modulation schemes (BPSK, QPSK) and £ = j  for 
offset modulation schemes (OQPSK, MSK).
For non-offset modulation schemes,e= 0, therefore (4.16) is always true. The 
condition (4.15) after removing the common factors from both sides;
exp[-y2;r nTvc\ -  exp[ j  I n  nTvc]
Which is true for v c -  k / 2 T , where k is any non-zero integer. The signals of 
interest (MPSK, MQAM) are bandlimited to v <|1/T|, this leaves the only choice 
of k - 1. Therefore for bandlimited, non-staggered signals, the frequency v c must 
be taken equal to half of the Nyquist signalling frequency. This modifies the 
necessary condition of (4.14) for pattern-jitter free synchronisation as;
<vt5Hv+iyMv-FMv-£) (4-,7>
Now for offset modulations, s = j, (4.16) after removing the common factors;
exp[-j'7T Tvc] = exp [jn Tvc]
Which is satisfied for v c = m / T , where m is any non-zero integer. The choice of m 
= 1, is the only value of interest for bandlimited signals which is also in agreement 
with (4.15). Therefore, for offset modulation schemes, it is necessary to choose 
vc = 1 / T for pattern-jitter free synchronisation. But unfortunately G ( f) is 
bandlimited to v <|l/T| (for only a=1.0, it is 1 I T ) . So it cannot support DFD 
filter output outside ±1 / T . The choice of vc = 1 / 2T as for non-offset modulation 
schemes cannot avoid the pattern-jitter for offset modulation schemes (because
(4.14) is not satisfied) but it is expected to minimise it [Gar'89]. This will be 
confirmed later.
Therefore pattern-jitter cannot be avoided using the frequency discriminators BQC 
or DFD for offset modulation schemes. The self-noise comparison of these will be 
given in the next chapter.
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4.3.2. Rotational Frequency Detectors
This type of frequency detectors have been explored in detail by [Mes'79]. These 
frequency detectors are based on measurement of phase 6 (k) of each sample when 
the input signal is sampled once per symbol.
In the simple case of an unmodulated, noise-free tone with zero frequency error, 
the phase would be the same for all samples. If frequency error is introduced, the 
phase changes by an amount A6 = Ao)T, where Aco is the frequency error and T is
the symbol period. The average value of phase rotation A0 would provide an 
indication of A co.
In the case of modulated signals, the phase changes are not only due to the 
frequency offset but also due to the modulation itself. To get the estimate of phase 
changes due to the frequency offset only, the phase changes caused by the 
modulation must be removed. This can be achieved by using the differential 
detection of the signal [Gar'89]. A class of rotational frequency detectors has been 
developed which is based on differential decisions of data [Yim'91]. This is named 
as differential decision frequency detectors.
The rotational or differential decision frequency detectors cannot work without 
prior knowledge of symbol timing and differential decisions. The symbol timing is 
very unlikely to be available in the case of large frequency errors during acquisition 
and the same can be true for differential decisions. There is also a fundamental 
limitation on the frequency range of rotational detectors. If the input signal has a 
minimum phase difference between points in its constellation of r\ radians, then the 
maximum frequency error that can be detected is [Gar'89];
Aw=±3L
2T
Therefore rotational frequency error detectors cannot be used during acquisition. 
They are only suitable for frequency tracking in a differential-detection receiver.
4.3.3. Spectral Estimation based  A lgorithm s
In mobile satellite communications, the frequency offset is very large and 
sometimes exceeds modulated signal bandwidth because the transmission bit-rate 
has to be low on account of the small antenna and low transmission power. The 
operating C/N is normally low with the same reason. In such an environment 
frequency detectors discussed in the last section cannot be used as an acquisition
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aid due to their limited frequency acquisition range. The methods adopted in these 
circumstances are based on spectral estimation using digital signal processing 
[Asc'92] [Tak'92].
In the case of burst mode operation, there is generally an unmodulated part at the 
head of burst signal, known as preamble to aid acquisition. In the frequency 
domain, the unmodulated carrier has a line spectrum having a total signal power at 
the carrier frequency. Therefore, the estimation of the unmodulated carrier 
frequency can be accomplished by finding out a frequency component having a 
peak power using discrete Fourier transform (DFT) [Tak'92].
For N samples of signal r(0), r(l),..., r(N -1), the DFT is defined as;
N- 1
R(k) = X r(i)Wik (-N/2 < k <  N/2)
1=0
Where
W  = e~j2n,N
and the frequency resolution 8v of the DFT is;
Where Ts is the sampling interval. In this estimation method, however, there is a 
frequency estimation error of 5v/2 at the maximum. In other words, the 
estimated frequency by DFT technique has only the degree of precision 
corresponding to the frequency resolution of the DFT. In [Tak'92], a frequency 
interpolation method is proposed to improve the accuracy of estimated frequency.
In the above technique, however a long preamble is required which degrades the 
transmission efficiency. A preamble less method is therefore attractive and a FFT 
based method has been developed by [Hon'90] [Tak'91], The frequency estimation 
and correction by this method is achieved in two stages. In the first stage coarse 
frequency estimation and correction is made and the second stage is used to 
achieve fine frequency adjustments. This method of frequency estimation is shown 
in fig.4.6.
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Fig.4.6 Frequency estimation using FFT
(a) Frequency estimation using spectral estimation
(b) Coarse and fine frequency estimation using FFT
(c) Coarse frequency estimation using FFT and fine correction using PLL
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hi the first frequency estimator, the signal is transformed into the frequency domain 
by the first estimator using FFT. The received signal r(t) in frequency domain is;
R(k) = %r(} )e-n *,tm
i=0
Where
N = number of FFT points = Nsym Nsml
Nsym = number of symbols in one burst or observation interval
Nsam = number of samples per symbol.
hi the case of modulated signals having an even symmetrical spectrum, the coarse 
centre frequency can be estimated by searching the received signal spectra through 
out the frequency range of FFT. The power spectra of modulated signal in the 
frequency range is detected by measuring the power level using a window having 
the bandwidth Bw equal to it, as shown in the fig.4.6(a).
The centre frequency of the modulated signal spectra therefore corresponds to the 
window location having maximum power as;
N+L/2-1
nic)= 5 > w
k = N -L /2
Where
p(k) = \R (k f
P{ k ) : total power within Bw
L : number of samples within Bw
Bw :Ldv ( 5v is the frequency resolution of FFT)
f n : centre frequency of the window.
The first frequency estimate^  is therefore, the frequency f n which maximises 
P(k);
max
V* = - W  +Bw/ 2 ~  f n~ W - B w /2
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The first estimate vj is used for coarse adjustment in the first stage.
After the first stage, the major part of the frequency offset is removed and
therefore a low-pass matched filter can be utilised to improve the signal power. In
the second stage the fine frequency adjustment can be made by the use of a second
FFT estimator (fig.4.6b) [Hon'90] or by a second order PLL (fig.4.6c) [Tak'92].
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5 Synchroniser Performance and OQPSK Demodulation Performance Evaluation 5.1
5
Synchroniser Performance Analysis 
and 
OQPSK Demodulation
5.0. In trodu ction
In coherent demodulation, the performance of the demodulator is dependent on the 
synchronisation algorithms. These algorithms have been discussed in detail in the 
previous chapters. In this chapter, a generalised approach to their performance 
evaluation is developed. This performance analysis is based on equivalent models 
of the carrier phase and symbol timing synchronisers. The given procedure of 
performance analysis can be adopted for synchronisers of any modulation 
technique, but as the objective is to develop an OQPSK demodulator, only the 
performance results of the OQPSK based synchronisers are presented. These 
results not only give the choice of the most suitable algorithms but also play an 
important role in the development of demodulator structures. The different choices 
of synchronisers give rise to different demodulation algorithms.
Various OQPSK demodulation algorithms have been proposed based on different 
channel constraints. The performance results of the developed all-digital OQPSK 
demodulator for land-mobile satellite applications are given to verify the algorithm 
designed.
5.1. P e r fo rm a n c e  E va lu a tion
The figure of merit of any synchroniser is based on its tracking and acquisition 
performances. The two primary approaches for this purpose are theoretical analysis 
and computer simulation. Pure theoretical analysis becomes difficult in the case of 
synchronisers due to the involvement of non-linear differential equations. In such 
cases, the alternative is to use computer simulation. The approach adopted here is 
not just based on computer simulation but a hybrid approach has been chosen. In
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this case simulation is based on the theoretical mathematical models of 
synchronisers. The equivalent synchroniser models provide an insight into the 
behaviour of a synchroniser and make it easier to point out the possible sources of 
degradation. In the following sections the equivalent models of the carrier and 
symbol synchronisers will be discussed with their criteria of performance 
evaluation.
5.1.1. Feedback Synchron isers
A variety of feedback synchronisers have been considered in the last two chapters. 
All of these can be analysed by the same equivalent model, whose parameters 
depend upon the specific algorithm.
r ( t )
^  Sampler MatchedFilter
Inter-
Polator
Phase
Rotator
Fixed Clock z -  1
Estimate
Updating z -  1
Q
Estimate
Updating
Loop
Filter
Mk) n(t)
Loop
Filter
Timing ’ Phase '
Error Error
.Detectoi Detectoi
7 \
Data
Decision
Fig.5.1 Feedback digital receiver structure
Consider the digital receiver structure of fig.2.4, (reproduced in fig.5.1) where the 
phase synchroniser is influenced by the interpolator, and the timing recovery 
algorithm is influenced by the phase rotator. In other words, the phase error 
detector algorithm is not only faced with phase errors but also the symbol rotation; 
and in a similar way the symbol timing error detector algorithm not only faces 
timing errors but also carrier phase rotation. This coupling between the 
synchronisers makes the acquisition slower or may result in acquisition failure. 
Therefore the coupling effect is very important and must be taken into account.
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The outputs of phase and timing error detectors can be decomposed into two parts 
as;
we(/c,0,f) = ge(0,£) + iVe(/c,0,£) [rad]
ur(k ,6, t ) = gx((j),e) + Nr(k,(j),e) [dimensionless ]
Where the synchronisation surfaces ge((j),e) and gr ((j),£) are the average phase 
error detector and timing error detector outputs, for given values of the phase error 
( j ) -Q -Q ancj normalised timing error e = ( r  ~ r ) / T . The second term in the 
phase and timing error detector outputs 7Ve(/c,0,e) and Nt (k, (/),£) are the 
statistical fluctuations around the average phase error detector and timing error 
detector outputs. The spectra of iVe(/c,0,£) and NT(k,(j),e) are denoted by 
Se{fT,<p,e) and Sx(fT,(j),e). The synchronisation surfaces and noise spectra are 
periodic in (j) (with period 2n / M , M~2 for BPSK and M=4 for QPSK and 
OQPSK) and in £ (with period equal to one).
Fig.5.2 Feedback equivalent model
Based on the above mathematical representation of error detector outputs, the 
equivalent feedback model of fig.5.1 is shown in fig.5.2 [Men'77]. The stable 
equilibrium points of the feedback synchronisers satisfy ge((j),8)= gr ((}),£)-0.
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Fig.5.3 Linearised equivalent model 
Tracking Analysis
In the tracking mode, when the synchroniser is settled to equilibrium point 
((j) = 0,£ = 0), the estimates exhibit small random fluctuations. This allows 
linearisation about the stable equilibrium points which involves the following 
approximations [Men'77];
ge(<p,e) = km <t> + knE
gT(<l>,e) = k,e<l>+k„e (5.2)
Where kee, kQx, kt(j and krx are the slopes of the synchronisation surfaces at the 
equilibrium point;
_ dge((j),e) 
99 d(j)
_ 0gT(0,g)
dge(<j>,e)
=0 d£T=0 (j)=0T=0
d(j)
= dgx (<M)
<P=o
T=0 <9g
(5.3)
0=0
T=0
The corresponding linearised model is shown in fig.5.3. It can be further simplified 
by assuming ker = kxe -  0, so that the resulting linearised equivalent model exhibits
Ahmad, All-Digital OQPSK Demodulator 5-4
5  Synchroniser Performance and OQPSK Demodulation Performance Evaluation 5.1
no coupling. When k6t = 0, the tracking performance of the carrier synchroniser 
can be analysed as if symbol timing were perfect; when kxQ = 0, the tracking 
performance of the symbol synchroniser can be analysed as if carrier phase 
estimation were perfect. The simplified equivalent model is shown in fig.5.4.
(a)
(b)
Fig.5.4 Simplified linear equivalent model
The absence of coupling between the carrier and symbol synchronisers in the 
equivalent linearised model not only simplifies the tracking performance analysis 
but is also of practical importance. As the carrier phase fluctuations are in general 
more rapid than the time delay fluctuations, the carrier synchroniser should be 
designed so as to have a larger bandwidth than the symbol synchroniser. However, 
when coupling is present, the carrier synchroniser dynamics are determined not 
only by the time constants of the carrier synchroniser but also by the much larger 
time constants of the clock synchroniser. The over-all effect is that coupling slows
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down the dynamics of the carrier synchroniser [Men'77, Fal'77, Fra'80]. The 
coupling effect is considered in the acquisition performance of synchronisers.
Noise Performance
The equivalent feedback model is re-drawn in fig.5.5 for further noise analysis.
Fig.5.5 Equivalent model for analysis
From fig.5.5;
0i = kee^  + N9 (k)
z — 1
or
(5.4.1)
e2 = Fe(z)0, (5.4.2)
e = O — 0 (5.4.3)
z — 1
Substitution of (5.4.1) and (5.4.2) into (5.4.3) gives;
q- ^ ^ 89F8(z) t A1e(/c)Fa(z) 
z - 1 z —1
AAfter substituting (j)=0 ~ 0 in (5.5) and rearranging similar terms;
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0* _  km A W  0 , N,(k)F„(.z)
z - l + k mFe(z) z-1 + kmFe(z)
The closed loop transfer function H0 (z) is defined as;
(5.6)
4,00 kee Pq (z)z 1 + ICqqFq(z') 
Hence (5.6) becomes;
<? = 4,0 0 0 +M ^ (Z)
W
Substituting d in 0 = 6 -  6 and re-arranging gives;
NAk)0=[1 - H e( z ) ] 6 - H e(zy
lia
(5.7)
(5.8)
(5.9)
NXk)
4 < z)
r_
T
1-4(2)
( b )
e
Fig.5.6 Linear equivalent model for noise analysis
Equation (5.9) represents the equivalent model of fig.5.5 in fig.5.6(a) for the 
purpose of noise analysis.
In the same way, the equivalent model for the symbol clock synchroniser can be 
transformed to fig.5.6(b), where Ht (z) is;
k„Fjz)  
z-1 + k„F(z) (5.10)
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It follows from fig.5.6 that the estimation errors 0 and £ each consists of two 
terms. The first term is a low pass filtered version of the phase error detector or 
timing error detector noise. The second term is a high pass filtered version of the 
carrier phase 0 or the normalised time delay t / T , and is identically zero when 6 
or T are constants. This second term models the effects of small phase noise and 
frequency uncertainties.
The first term which is of prime importance in evaluating the noise performance of 
phase or clock synchroniser, is due to the additive noise and synchroniser self noise 
and is isolated in fig.5.7 for further analysis.
N(k) )
ee k.
H(z) - Soe ( f T )
Fig.5.7 Noise analysis model
The following assumptions have been made for the noise performance evaluation;
« The transmission channel does not introduce any linear or non-linear 
distortion; an additive white Gaussian noise channel is assumed.
• The phase and symbol timing synchronisers are working under zero 
frequency offset.
® The data filter is matched to the received baseband pulse. The 
output of the matched filter satisfies the Nyquist-1 criterion, which 
implies that there is no ISI (Inter Symbol Interference) at the 
optimum decision instants.
• Receiver operations (addition, multiplication, etc.) are ideal: there 
are no quantisation effects, wordlength effects, etc.
Now consider the noise term Nd(k) in fig.5.7, which has the spectra Se( f T ) in the 
equilibrium state (0=0, £ = 0). The spectral density So9( f T) at the output of the 
low-pass filter with transfer function He (z) can be found from linear filter theory 
as;
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(5.11)
The kge term comes from the definition of power spectral density, if Se (f T ) is the 
power spectral density of Ng(k) then Ne(k)/kee will have the power spectral
Also from the properties of spectral density SoQ{fT) the variance a 2 at the output 
of low-pass filter can be established as;
Substituting So0(fT) from (5.11) and replacing z - e  j2nfr and T = 1 in (5.12) 
gives;
| 1/2
<*l j S e i f T p i e - ^ t f d f T  (5.13.1)
'ced -1/2
and in a similar way <72 can be determined as;
Se(fT)  density —
koa
-T /2
(5.12)
1 l/Z
o l = - k  \s , ( fT) \H (e- il*rri\ d fT [dimensionless] (5.13.2)
/o
i/2
Vr -1 /2
where
s»(/7’) = X « e(m)e
S' ( fT)  = ^  R, (m)e ,lmfT [dimensionless ]
and
Re(m) = E[Ne(k+m)Ne(k)] 
Rt (m) = E[Nt (k + m)Nt (k)]
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are the autocorrelation functions of noise.
As the expressions for phase error and normalised timing error variance are similar, 
the indices 0, £, 6 and x will be removed in the further discussion of noise variance 
evaluation. The above expressions (5.13.1) and (5.13.2) are represented as;
j  1/2
var = —-- 5- j s i f T p i e - ^ r t f d f T  (5.14)MUUC *
- 1/2
The one-sided noise bandwidth BL of the closed loop transfer function //(•) is an 
important characteristic of a synchroniser. It is a small fraction of the symbol rate 
1 / T (at which the estimates are updated) during tracking. It is given as [Pee'76];
- 1/22|tf(0)|3
Bl T is the normalised bandwidth and BLT « 1. Also |//(0)|2 = 1.
Therefore when considering the tracking error variance as a function of 2BLT , it is 
sufficient to keep in the Taylor series expansion of the variance expression about 
2Bl T = 0 only the linear and quadratic terms in the variable 2BLT. It yields 
[Mon'76, Moe'83, Jas'91];
Where R(m) is the autocorrelation function and KL is;
Kl = 2 for first order loops
Kl = 2 4£2 ^ for 2nd order loopsl + 4<f; 2
and ! is the loop damping ratio.
The loop noise spectrum S(fT) consists of two terms which are caused by 
additive-noise and self-noise. The spectrum caused by the additive-noise is non­
zero at f T - 0, whereas for all considered synchronisers the self-noise spectrum 
vanishes at JT=0 (this vanishing is due to the even symmetry of the base-band pulse 
g(t) at the output of the matched filter) [Moe'90b]. This means that the linear
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bandwidth term in (5.16) is entirely due to the additive noise, whereas the 
quadratic bandwidth term in (5.16) contains self-noise contribution plus a 
contribution to additive-noise. The additive-noise contribution to the quadratic 
term is negligible compared to the linear term, because 2BL T « 1.
Hence the linear term in (5.16) is essentially due to the additive noise and the 
quadratic term is due to self-noise only.
The performance of the synchroniser is therefore dependent on only the linear term 
in (5.16), and the effects due to the quadratic term can be ignored during tracking, 
hence;
var = (2 BLT ) S{f =P  (5.17)slope
This variance expression is evaluated using computer simulations to compare the 
noise performance of different carrier and symbol timing synchronisers for OQPSK 
in a later section.
Acguisition Performance
Acquisition can be defined as the transition from some initial state to steady state 
performance (i.e. tracking mode in a feedback synchroniser). Thus acquisition can 
only occur in systems which have memory (or equivalently a state). This memory is 
introduced by the loop filter and NCO in feedback synchronisers.
First and second order loops are usually employed in digital receivers. Third order 
loops are rarely used and are known to have critical acquisition performance 
[Gar'79] Mey'90]. Therefore attention has only been given to first and second order 
loops.
hi modems, second order loops are used for frequency acquisition when frequency 
errors exist due to down conversion and oscillator instabilities. In mobile satellite 
applications, however, the frequency errors are not restricted to down-conversion 
errors and oscillator instabilities, but the major source of frequency uncertainties is 
the Doppler shift caused by the random motion of mobile transmitters. In this 
situation, even a second order loop is unable to acquire the signal.
hi this situation a first order frequency loop is employed which not only increases 
the frequency acquisition range but also simplifies the acquisition process. Hence 
the acquisition study here is restricted to first order loops only.
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In any case of frequency, phase or timing synchronisation, the acquisition 
performance is dependent on the respective error detector algorithm. For example 
in the case of the phase synchroniser, the phase error detector output we(/c,0), 
assuming perfect symbol timing, is given as (5.1);
^(M) = &(0) + N*(M) (5-18)
When the initial phase error is not too large, linearisation applies and the closed 
loop transfer function can be used to determine acquisition time. When the phase 
error is large, the phase error detector characteristic ge(0) has to be taken into 
account. The non-linear characteristics of ge(<f>) make the theoretical analysis very 
complicated, especially in case of noise [Mey'80].
The more effective solution is to obtain the error detector characteristic ge((j)) for 
different noise conditions using computer simulation. The slope (or the gain) of the 
detector can be evaluated from the simulated error detector characteristic which 
determines how fast the phase acquisition proceeds.
Therefore the slopes of the considered carrier phase and symbol synchronisers will 
be examined as a function of signal-to-noise ratio as a measure of acquisition 
performance. The slope variation due to noise not only degrades the acquisition but 
the tracking performance is also affected as given by (5.17).
The acquisition process is also affected by the presence of coupling between the 
synchronisers. The effects of timing errors on the characteristics of phase 
synchronisers and the effects of phase errors on the characteristics of symbol 
synchronisers will also be studied as a criteria of acquisition performance.
5.1.2. Feedforw ard Synchron isers
There are two categories of feedforward synchronisers. The first category provides 
an estimate by direct computation : the estimate is an explicit function of the 
received complex envelope, for example the Viterbi & Viterbi phase synchroniser. 
The second category produces an estimate by performing a search over a range of 
trial values, for example the DDML feedforward symbol synchroniser.
The feedforward algorithms considered in the previous chapters produce an 
estimate (either by direct estimation or by means of a search) which maximises the 
respective DD or NDA log-likelihood function. An alternative approach to obtain 
the carrier phase or symbol timing estimate is to use a feedback synchroniser,
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where an error signal maximises the likelihood function (for details see chap3 
section (3.2.1.3)). In the tracking mode, this feedback synchroniser yields the same 
estimates as the feedforward synchroniser, provided that the closed loop transfer 
function of the feedback synchroniser is the same as the transfer function of the 
averaging low-pass filter of the feedforward synchroniser. It is due to the fact that 
the feedback and feedforward synchroniser estimate maximises the same function. 
Therefore the tracking performance of a feedforward synchroniser can be obtained 
from the equivalent feedback synchroniser. Therefore tracking performance of only 
the feedback synchroniser will be given.
The acquisition analysis based on computer simulation as for feedback 
synchronisers cannot be adopted for feedforward synchronisers as these do not 
involve error detectors. The acquisition performance of feedforward algorithms 
depends upon individual cases; for example, in the case of search algorithms the 
acquisition time is the time required to search for the maxima in the respective 
likelihood function or in the case of FFT based algorithms, it depends upon the 
FFT length and processing time to detect the peak. Therefore the acquisition 
analysis of FF algorithms is not considered here.
5.2. C ram er R a o  B ou n d
An important reference for the synchroniser performance is the Cramer R&.0 bound 
(CRB) which is a lower bound on the error variance for any synchroniser. This 
bound for carrier and symbol timing synchronisers is worked out by [Moe'84] and 
is given here.
Carrier synchronisers
For an equivalent one-sided loop noise bandwidth BL and one-sided 
additive-noise spectral density of N0 , the Cramer Rao bound is 
given as;
N
a l > ^ ( 2 B J )  (5.19.1)
where Es is energy per symbol. The error variance of any carrier 
synchroniser cannot be better than the above limit.
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Symbol Timing Synchronisers
The CRB for symbol synchronisers is;
a l > A ~ ( 2 B LT) (5.19.2)
where y = (-g"(0)T2), which is the second derivative taken at t=0 
of the base-band pulse g(t) at the matched filter output. When g(t) 
is a cosine rolloff pulse with rolloff a  , the quantity y ranges from 
3.29 (a = 0) to 5.16 (a =1).
The bound given above explicitly ignores the self-noise and only takes the effect of 
additive noise into account. It is in agreement with the variance expression (5.17) 
as the self-noise can be ignored when BLT «  1. Therefore the variance of earner 
phase and symbol timing synchronisers will be compared with that given by the 
CRB. Most of the practical synchronisers do approach to the bound closely at least 
for large E J  N0. Furthermore, the ML estimates approach the CRB 
asymptotically, for large E J  N0.
5.3. Simulation Tools
Computer simulation is an important tool not only to evaluate the performance of 
systems or algorithms but it also serves as a CAD tool in communication system 
design. The simulation tool used in the synchroniser performance evaluation and in 
the development of the OQPSK demodulator is the Communication System 
Simulation and Analysis Package COS SAP, developed by CADIS GmbH. This 
commercial software package, based on Sun4 (spare) workstation X-windows, 
provides a visual hierarchical block diagram editor to define parameterised 
hierarchical models and parameterised simulation runs [Cad'90].
COS SAP is a stream driven simulator which does not require global simulation 
time, each module is activated whenever, there are sufficient signal elements 
available at its input ports. Therefore a clock signal is not required for different 
sampling rate blocks in a system unlike the other simulation package SPW from 
COMDISCO. This feature allows multi-rate systems to be designed and simulated 
easily. This is very desirable in the design of multicarrier demodulators where 
sampling rate converters are required to interface between frequency channelisers
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and demodulator array. The demodulator itself involves different sampling rates at 
various stages.
An interactive data display utility and a simulation report generation is also 
provided for the analysis of simulation results. A systematic approach in designing 
the OQPSK satellite modem using COS SAP can be found in [Ahm'92a]. The 
detailed description of simulation models and simulated block diagrams is provided 
as an appendix at the end of the thesis (Appendix B).
5.4. Synchroniser Performances
This section will provide the performance results of the suitable carrier and symbol 
synchronisers for OQPSK. The results provided are based on the criteria developed 
in the previous sections. These performance results will give a choice for the 
synchronisation algorithms to be later employed for the OQPSK demodulator.
5.4.1. Phase Synchron isers
The carrier phase synchronisation algorithms have been provided in chapter 3
(3.3.1). The algorithms suitable for OQPSK are;
DDML
ue (k) = 3{a*p(/c) -  jbkq(k)}
NDAML
^ (/0  = ^ 3 {p 2(/c)-q2(/c)}
V & V
ue (k) = “ F(|P<70|) sin {2 arg(|p(fc)|) - 20 }
~F(|q(*)|) sin {2 arg(|q(/c)|) - 20 }
DDML and NDAML algorithms are found most suitable for OQPSK and are 
selected for further investigation. The results of noise and acquisition performances 
of these algorithms are given and discussed here.
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The V&V algorithm requires much higher computation than the other algorithms 
and also is a generalisation of the NDAML algorithm ( V&V algorithm becomes 
NDAML for F(u)=u2).
5.4.1.1 Noise Performance
The noise performance of the phase synchronisers considered is evaluated using
(5.17). The noise-variance of both of these algorithms is compared with CRB. The 
slope and noise variance are evaluated using computer simulations ( see statistical 
evaluation model in appendix B ). Figs.5.8&9 (shown on the next page) show the 
noise performance results of DDML and NDAML phase synchronisers 
respectively. The solid line gives the CR bound.
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It is seen from figs.5.8&5.9 that the DD synchroniser is closer to the CRB line than 
the NDA synchroniser. The degradation from ideal performance (CR bound) for 
NDA synchroniser is much higher than the DD synchroniser.
The higher value of degradation of the NDA algorithm is due to the fact that 
quadratic synchroniser's loop noise consists of the following three terms;
® A signal X signal term, which is caused by the random nature of the 
data (self-noise). It does not depend on Es / N0 and is ignored in the 
case considered (5.16).
® A signal x noise term, which is caused by the interaction between 
the signal and the additive noise at the input of the receiver. Its 
contribution to the tracking error variance is inversely proportional 
to E J N a.
® A noise x noise term, which is caused solely by the additive noise at 
the input of the receiver. Its contribution to the tracking error 
variance is inversely proportional to the square of Es / NQ.
The DD synchronisers perform better because they do not suffer from the noise x 
noise term which is called the "squaring-loss".
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5.4.1.2. Acquisition Performance
The acquisition performance of feedback synchronisers is dependent on the error 
detector characteristics. The simulated error detector characteristics, called the S- 
curve, are given in figs.5.10&5.11 below for each of the phase synchronisers.
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Both of the S-curves repeat twice in one cycle of (j), which shows that phase 
ambiguity is only two-fold in the case of OQPSK in contrast with the four-fold 
phase ambiguity of QPSK. This advantage of the reduced phase ambiguity is 
counter balanced by the two-fold timing ambiguity of OQPSK where it is not 
possible to distinguish in-phase and quadrature-phase data streams.
The other important feature of the S-curve is its gradient or slope (also called 
detector gain). The variation of this slope not only effects the noise performance 
(as given in 5.17) but also the acquisition-time. The higher value of slope gives 
faster acquisition. The slope as a function of Es / N0 is given in figs.5.12&5.13 for 
both synchronisers.
In the case of the DD algorithm, when noise is present decision errors occur, 
especially where phase errors rotate the signal samples close to the decision 
boundaries. In consequence, the discontinuities of noise-free S-curve are rounded- 
off and the slope is reduced.
The NDA algorithm does not employ data decision, its slope remains nearly 
constant over the considered Es / Na range.
Slope
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Fig. 5.12 Slope of D D M L  phase synchroniser
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Fig.513 Slope of N D A M L phase synchroniser
The loop response of the DD and NDA phase synchronisers at different loop 
bandwidthsi?L T is also given in fig.5.14&15 to provide a visual picture of the 
acquisition process of each synchroniser.
Fig.5.14 Loop response of D D M L  phase synchroniser
The slope of the DD synchroniser is nearly twice of that of the NDA synchroniser 
at moderate and high E J  N0. It results in much faster DD loop response than the 
NDA. It can be seen from fig.5.14&15 that the DD synchroniser acquires the phase
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in about 250 symbols at BLT = 0.005, whereas the NDA algorithm for the same 
conditions takes on a time of 500 symbols for acquisition.
Coupling Effect
The coupling effect on carrier phase synchronisers is studied by observing the 
synchroniser S-curve and corresponding loop responses at different timing errors.
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The effect of timing errors on the phase synchroniser S-curve can be seen in 
fig.5.16&17 below for three timing errors £ = 0,0.25,0.5.
It can be observed that at £ = 0.5, the both S-curves are inverted. This would not 
seriously effect the acquisition process but £ =0.25 is the worst case for both 
synchronisers. It reduces the slope in the case of the DD algorithm and in the case 
of the NDA algorithm not only is the slope very much reduced, but also the nulls of 
the S-curve are moved. This shift in nulls may lead to acquisition failure.
P h a s e  R e s p o n s e  I-— I TimeJSrror=0.25 
DDML I—  \ TimeJE7~ror= 0.5
°’4 ~  Wu
0 .2 -  /
I VIP
1*11
G> 0.0 A
8
- \t
- 0 .2 - H\\
- 0 .4 -
s
' ' 1 1 1 ' 1 * ' ’ 1 ' 1 ' 1 * ' ' 1 
200. 400. 600. 800. 1006
Number o f Symbols ( t/T )
Fig.5.18 Loop responses of DD  phase synchroniser
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Fig.5.19 Loop responses of N D A  phase synchroniser
The loop responses with £ = 0.25 and £ = 0.5 for both phase synchronisers are 
given in fig.5.18&19 to enhance the coupling effect. The acquisition failure of the 
NDA synchroniser at £ = 0.25 is evident. The increase in the variance of the DD 
synchroniser is due to the change in slope (fig.5.16).
5.4.1.3. Concluding Remarks
The slope of the NDA algorithm as function of Es / NQ is nearly constant which is 
very desirable in designer consideration. On the other hand the slope for the DD 
algorithm decreases inversely with Es / N0 at lower signal-to-noise ratios. This 
variation in slope affects the noise characteristics as well as acquisition. The higher 
variance of the DD algorithm below 8dB is caused by this slope variation. This 
change in slope will also slow down the acquisition of the DD synchroniser in the 
low signal-to-noise region, whereas the acquisition time of the NDA algorithm will 
not be much affected by the noise.
The noise performance of the NDA synchroniser is degraded by the squaring loss 
which is absent in the DD algorithm.
The effect of timing errors on the NDA phase synchroniser is more serious than the 
DD algorithm. The acquisition failure of the NDA synchroniser at £ = 0.25 can be 
seen in fig.5.19. However, the DD algorithm is decoupled from the timing. The 
change in slope affects the noise variance but acquisition is not seriously affected as 
shown in fig.5.18.
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As the V&V algorithm is a generalisation of NDA algorithm, its acquisition 
performance is expected to be similar* to that of the NDA synchroniser.
Hence, on the basis of over-all performance the DDML phase synchroniser gives 
best results.
5.4.2 Sym bol Tim ing Synchron isers
A detailed survey of the symbol synchronisation algorithms has been given in 
chapter 3 (3.3.2). There are many ad hoc symbol synchronisation algorithms apart 
from the ML Symbol synchronisers. The algorithms suited for OQPSK are listed 
here;
DDML
ux (&) = a* p' (k) + b^ q' (k)
NDAML  
(k) = pr (k) p'r (/c) + qi (k) q' (k)
GA
ux (k) = qr(k + l)[pr(/c) -pr(/c + 1)]
+ pi(/c)[qi( /0 -q f(£+l)]
M & M
ur (k) = a*pr (k + 1) - ai+1pr (/c)
+ bjtqt.(/c + l)-bfc+1qi(/c)
The ML algorithms (DD and NDA) used for symbol synchronisation involve the 
derivative matched filter which adds an extra complexity. The derivative matched 
filter samples can be approximated by taking the discrete-time differentiation of the 
signal matched filter samples but this approximation leads to excessive self-noise.
The zero-crossing algorithm (GA), on the other hand is simple and free of self 
noise.
The M & M  algorithm is also free of self-noise and simple to implement. This 
algorithm has been ignored for OQPSK by Dr.Gardner in his study report [Gar'88]. 
It will be shown in the following sections that this algorithm works satisfactorily 
for OQPSK.
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The noise and acquisition performance of the GA and M & M  algorithms is 
investigated in the following sections, as these algorithms provide a best 
compromise between complexity and performance.
5.4.2.1 Noise Performance
The noise performance of symbol synchronisers is evaluated in the same way as 
that of the carrier phase synchronisers i.e. by evaluating the expression (5.17) for 
the noise variance. This noise variance is compared with the CR bound.
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The noise variance for GA and M & M  algorithms is shown in fig.5.20&21. It can 
be seen that both of the synchronisers closely approach the CR bound at moderate 
and high E J  Na.
As both of the algorithms do not suffer from squaring loss, they produce a noise 
variance close to the CR bound. The performance deterioration of the M & M  
algorithm at low Es / N0 is due to the decision errors as the algorithm is decision- 
directed (DD). The results given suggest that the tracking performance of the GA 
algorithm is better than M&M.
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5.4.2.2 Acquisition Performance
The acquisition performance of the symbol synchronisers considered is evaluated 
from their respective S-curves and slopes of these curves as function of E J  N0. 
The S-curves for both synchronisers are given in figs.5.22&23. The S-curve of the 
GA algorithm is sinusoidal whereas the M & M  synchroniser produces a saw-tooth 
S-curve for OQPSK but both have a normalised period of 1.0.
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The S-curve of the GA algorithm is virtually unchanged by the additive noise but 
the noise has rounded off the discontinuities of the S-curve of the M & M  
synchroniser. This is due to the symbol errors near the decision boundaries at lower 
Es / N0 as the M & M  is a DD algorithm.
The slope as a function of Es / N0, for the GA synchroniser is given in fig.5.24 and 
for the M & M  algorithm in fig.5.25.
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It can be seen that the slope of the GA algorithm is nearly constant over all 
E J  N0, whereas, the slope of the M & M  algorithm is a decreasing function of 
Es / N0 below lOdB. This effect of the slope variation degrades the noise 
performance and slows down the acquisition at low Es / N0 for M & M  algorithms.
Coupling Effect
The coupling effect on symbol synchronisers is studied from their S-curves for 
different phase errors and from their respective loop responses.
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The S-curves obtained at phase errors of 0 = for both GA and M & M
algorithms are shown in figs.5.26&27.
The effect of phase errors on the GA symbol synchroniser is severe at 0 =£, as 
seen in fig.5.26, where the nulls are shifted and the S-curve is collapsed. This 
shows that GA symbol synchroniser is coupled with the phase. On the contrary, 
only the slope of the M & M  algorithm is affected by the phase errors.
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Fig.5.28 The effect of phase errors on G A 's  loop response
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This coupling effect is further illustrated in fig.5.28&29 by the loop responses of 
each of the synchronisers taken at different phase errors. It can be observed from 
the fig.5.28 that the phase errors not only increase the noise variance in the case of 
the GA synchroniser but also cause the failure of the loop to lock at 0 =
The pattern-jitter of fig.5.29 indicates the increase in self-noise and tracking error 
variance for the M & M  symbol synchroniser when it is faced with phase errors.
5.4.2.3 Concluding Remarks
It is seen that both of the symbol synchronisers considered, have good noise 
performance and closely follow the CR bound. The degradation caused at low 
Es / N0 in the noise performance of the M & M  algorithm is due to the data decision 
errors. The better noise performance of the GA algorithm is due to the fact that it 
is data aided and does not suffer from the loss due to the decision errors in DD 
algorithms and the squaring loss in the NDA algorithms
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5.4.3 Frequency Synchron isers
The role of frequency synchronisers in coherent demodulators is different from that 
of the phase and symbol timing synchronisers discussed earlier. In coherent 
demodulation as used in on-board processing satellites, frequency synchronisers are 
used as an acquisition aid. Since the frequency synchronisation is only used during 
acquisition, the linear equivalent model can no longer be applied.
The analysis of a first order loop is simple when the dynamics of the frequency 
detectors do not involve non-linearities, but most of the popular frequency error 
detectors have non-linear' characteristics which make the theoretical analysis very 
complicated involving solutions of higher order differential equations. For this 
reason the performance of the frequency error detectors is evaluated using 
computer simulations.
The ideal performance criterion of the CR bound can only be applied to the 
tracking performance, therefore a different performance evaluation criteria is 
required. This performance criteria for frequency synchronisers can be developed in 
terms of desirable features as no mathematical analysis is involved. These features 
include;
® Independence of symbol timing and phase
• Free of self-noise
® Fast and wider frequency acquisition range (compared to the 
symbol rate)
The first feature is very important, especially the timing independence because 
timing synchronisation cannot be achieved prior to carrier synchronisation in the 
case of OQPSK [Gar’88] [Ahm'91]. The second feature is very important for fast 
and reliable acquisition. The frequency synchroniser is placed before any other 
operations in the digital demodulator, first to allow maximum signal energy 
through the matched filter, and secondly to have phase and symbol timing 
synchronisation operations on the base band signal. Any excessive frequency jitter 
or self-noise may cause following major problems;
i) signal level fluctuations at the output of the matched filter.
ii) added frequency jitter to the phase and symbol synchronisers, 
making phase and symbol timing unreliable.
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iii) much higher noise variance for the phase and symbol synchronisers 
than given by (5.17).
Therefore the available frequency error detectors for OQPSK will be examined for 
the above mentioned features. These algorithms have been discussed in chapter 4 
and the algorithms that can be used for OQPSK are;
BQC
Uy (?) = [a(t)a(t ~Td) + b(t)b(t - Td)] sin 2/rv Td 
+[b(t)a(t - T d)~  a(t)b(t - Td)] cos 2 n v  Td
Gardner's M L FED
uv (k) = 9t{p(/c) P; (lc) + q (k) q* (/c)}
DFD
uv (t) = \r+( t f  - \ r _ ( t f
The rotational frequency error detectors do not agree with the first condition, 
therefore these are excluded from the further investigation,
5.4.3.1 Timing Independence
The effect of timing errors on the frequency detection algorithms is evaluated from 
their S-curves. The amount of change in the S-curve will give a measure of timing 
independence.
BQC
The S-curve for the balanced quadricorrelator is shown in fig.5.30 for 
£=0 and £=0.5. The timing error of £=0.5 has influenced the FED 
characteristic by decreasing the slope. The decrease in slope is not very much and 
the zero-crossings are not affected.
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Gardner’s FED
The simulated S-curve for Gardner's ML based FED is shown in fig.5.31 for 
e = 0 and £ = 0.5. The timing error has not affected the S-curve at all. This shows 
the timing independence of Gardner's frequency error detection algorithm.
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DFD
The characteristic curve of the dual filter detector is shown in fig.5.32. The S-curve 
is not affected by the timing errors. Therefore the DFD is also timing independent.
5.4.3.2 Noise Performance
The noise performance of the frequency synchronisers is evaluated by measuring 
the total noise variance of the frequency estimates when the loop is settled to 
equilibrium. The variance of the frequency synchroniser loop noise is mainly due to 
the self-noise and additive noise. The self-noise is independent of signal-to-noise 
ratio and therefore it is evaluated by measuring the loop noise variance at high 
Es / No. The self-noise of the frequency synchronisers considered can be observed 
from their loop responses, given in the following sections.
BQC
The balanced quadricorrelator has been analysed in chapter 4. It has been seen that 
it suffers from self-noise for MPSK modulation schemes having M>2 (M = 4 for 
OQPSK). The frequency response of the loop employing the BQC as a frequency 
error detector is shown in fig.5.33. It is clear' that the BQC suffers from large 
pattern-jitter.
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DFD
As given in the previous chapter, the DFD is also not free of self-noise in the case 
of OQPSK as it does not satisfy the necessary condition (4.17). This condition is 
met for QPSK. The DFD loop response for both QPSK and OQPSK is given in 
fig.5.34. It is clear from the graph that QPSK is free from self-noise but OQPSK 
suffers from pattern-jitter, which is as expected. This pattern-jitter is much lower 
than that of BQC (the both responses are taken at the same conditions).
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Gardner’s FED
Gardner's FED is expected to have the lowest self-noise compared to the other 
algorithms due to the fact that it is derived via the maximum likelihood estimation 
principle. The response of the loop employing this frequency error detector is 
shown in fig.5.35
Comparison
The self-noise of the frequency synchronisers considered is given in the table 5.1. 
This self-noise is measured in terms of the normalised variance of frequency 
estimates.
Table 5.1 Self-noise of frequency synchronisers
Algorithm Normalised Variance (/T )2
BQC 1.44x1 O’ 2
DFD 9 x 10"4
Gardner's FED 1.1 x 10“4
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As the BQC suffers from excessive self-noise, it is excluded from further 
considerations. The two potential candidates for OQPSK demodulator frequency 
acquisition are therefore the DFD and Gardner's FED. The total noise variance of 
both synchronisers is evaluated using computer simulations and is given in fig.5.36 
for comparison. It is obvious from the graphs that Gardner's FED has better noise 
performance than DFD.
S.4.3.3. Acquisition Performance
The acquisition performance of frequency synchronisers is based on the third 
feature of the "ideal" frequency error detector. This includes frequency range and 
acquisition time.
Frequency Range
The frequency acquisition range of the frequency error detectors is the range 
between the minima and maxima of the linear part of the S-curve. If the frequency 
error detector is operated beyond this region, the loop can take a much longer time 
to settle to equilibrium or can give rise to a false lock.
The theoretical maximum range of the Gardner's FED is [Gar'90b][Ahm'91];
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f =    [Hz]r(l + a)
The maximum theoretical acquirable frequency by Gardner's algorithm is therefore 
1/T (up to the baud rate) at a = 0 which is a very impractical situation. Practical 
systems in general have a =0.3 to 1.0. The S-curve shown in fig.5.31 is for 
a = 0.6 which gives a maximum allowable frequency offset in the system of 
rofeg) = 0* 625 [JT] which can be estimated from fig.5.31.
The maximum frequency acquisition range for the DFD is dependent on the 
bandwidth of the bandpass filters (see fig.4.5 chapter4). The S-curve shown in 
fig.5.32 gives a maximum allowable frequency acquisition range of twice the 
symbol rate (2.0JT) which is much higher than Gardner's FED.
Acquisition Time
The acquisition time of error detectors is dependent on the slope of their respective 
S-curve.
The DFD exhibits a nearly constant slope between the maxima and minima of its S- 
curve whereas the S-curve of Gardner's FED is non-linear between these points as 
shown in fig.5.31&32. This non-linearity of the S-curve degrades the acquisition 
performance of the Gardner's FED. It can be seen from the S-curves of Gardner's 
FED that frequency errors less than about 0.2fT will have much faster acquisition 
than the errors in the range (0.3fT —> 0.625fT).
The loop responses of both algorithms are shown in fig.5.37 for same noise 
condition and loop bandwidth and for a frequency error of half the symbol rate. It 
is obvious from the graphs that the DFD is much faster in acquisition than 
Gardner's FED.
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5.5. O Q P S K  D em od u la tion
The survey of synchronisation algorithms in chapters 4&5 and their performance 
results for OQPSK discussed in the first part of this chapter, provide all the 
information necessary to develop an all-digital demodulation algorithm or structure 
for OQPSK. Different choices of carrier and symbol synchronisers will produce 
different demodulation algorithms for OQPSK. In this section, first a generalised 
OQPSK demodulator structure is proposed which can then be modified to produce 
different demodulation algorithms based on their channel requirements.
5.5.1. O Q PSK  Dem odulator Structure
During the discussion on carrier phase and symbol timing synchronisation 
algorithms and in their performance analysis, the assumption of zero frequency 
offset was made. This condition is met in the demodulator structure by putting the 
frequency synchroniser before the demodulator and particularly before the data 
filter (due to the reasons given earlier in this chapter and chapter2). The rest of the 
demodulator structure is dependent on the choice of phase and symbol 
synchronisers. The choice of the DDML phase synchroniser is made on the basis of 
its better noise performance (see fig.5.8) and lower coupling effects (see 
fig.5.16&18). Both of the symbol synchronisation algorithms, for which the 
performance results are given, are suitable for OQPSK demodulators. Gardner's 
algorithm gives better noise performance than the Muller&Muller algorithm.
On the other hand the acquisition performance of the M & M  synchroniser is better 
than the GA synchroniser under the influence of phase errors. But phase errors, 
even in the case of the M & M  algorithm increases the noise variance and self-noise 
(fig.5.29).
Therefore this coupling of symbol synchronisers with phase suggests the use of 
symbol synchronisation after the earner is recovered (both frequency and phase). 
The resulting OQPSK demodulator structure is shown in fig.5.38.
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Fig.5.38 All-Digital OQPSK Demodulator Structure
As both of the frequency synchronisers considered for OQPSK suffer from self 
noise, the demodulator structure shown in fig.5.38 cannot be used in this form. 
One solution to avoid frequency jitter is to use a frequency loop during acquisition 
and switch to the 2nd order PLL for frequency tracking [Ahm'92b]. Therefore the 
AFC (Automatic Frequency Control) loop is employed for coarse frequency 
adjustment and fine frequency corrections are performed by the 2nd order split 
loop. The wider bandwidth of the PLL is required during acquisition to lock-on to 
the frequency jitter of the AFC loop. After the phase acquisition, the loop 
bandwidth can be reduced for better tracking performance. The modified OQPSK 
demodulator structure is shown in fig.5.39.
Fig.5.39 All-Digital OQPSK Demodulator Structure
Ahmad, All-Digital OQPSK Demodulator 5-42
5 Synchroniser Performance and OQPSK Demodulation OQPSK Demodulation 5.5
5.5.2. O Q PSK  Dem odulation A lgorithm s
Various OQPSK demodulation algorithms are developed, depending upon the 
maximum frequency offset (due to Doppler shift and/or down-conversion 
frequency errors) expected. These demodulation algorithms operate on random 
data and do not require preambles. The performance of these algorithms is 
expected to improve when preambles are included in data.
5.5.2.1. Small Frequency Offset
When the expected frequency error v T  «1.0, the 2nd order PLL can only be 
used in conjunction with the DDML phase synchroniser for frequency acquisition 
without any need of AFC. The simplified demodulator structure, for this situation, 
is shown in fig.5.40. In this demodulator two loop filters are used since a large 
loop bandwidth is required during acquisition (loop-filterl) and is switched to 
narrow bandwidth during tracking (loop-filter2) for good noise rejection.
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Fig.5.40 All-Digital OQPSK Demodulator Model For Small Frequency Offset
The acquisition range of the 2nd order loop is improved by modifying the 
characteristics of the DDML phase synchroniser [Sar'88]. It is explained below.
The periodic nature of the DDML phase synchroniser characteristic can be viewed 
in fig.5.41. In the steady state the phase error 0(/c) fluctuates around a stable 
equilibrium point of the form (j)n = n. n , where n is an integer. However during 
acquisition, the phase error evolves at a speed that is proportional to the 
instantaneous frequency offset. To have a better view of the situation, assume that 
the loop is open and that the radian frequency offset is Av . Then the phase error 
evolves linearly with time as (j)(k) = Av./c + 0o, where 0O is the initial phase offset.
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The PED output is a saw-tooth signal of frequency Av that has a zero dc content. 
Therefore no information on the polarity and amount of frequency offset is 
available. In contrast, frequency detectors in a similar situation provide a dc output 
proportional to or at least, of the same polarity as the frequency offset.
Fig.5.43 PFD  construction for carrier recovery in O Q P S K
Now if the detector characteristic is modified in a way that it provides a dc 
component when driven by the frequency offset, it will act like a frequency 
detector. For example assume a positive frequency offset. The periodic S-curve can 
be modified to provide a dc component as shown in fig.5.42. The solid line shows
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the modified characteristic. It tracks the phase detector output when
, n ) < 9 with k an integer and 6 is an arbitrary angle (0 < f  ), i.e., when the
instantaneous phase error falls within an interval of width 20 centred on a lock 
point n .n; it operates in a hold mode when the phase error is outside these 
intervals. Hence it works like a frequency detector during acquisition and phase 
detector during tracking (when phase is around a stable equilibrium point).
In OQPSK (or QPSK), transformation of the phase error detector into a phase- 
frequency detector (with the characteristic shown above) is straight forward. The 
signal states are equispaced on a circle, and describe that circle in case of sync loss, 
as shown in fig.5.43. To derive a PFD, the PED output is activated and passed to 
the loop filter only when the demodulated signal points correspond to an 
instantaneous phase error smaller than 0 in magnitude. Otherwise, the previous 
output of the PED is used as the current input to the loop filter. Implementation of 
this concept requires;
a. the design of an appropriate window placed around the nominal 
points of the signal constellation.
b. a control logic to test, at each sampling instant, whether the 
demodulated signal falls within one of these windows.
The particular window design with vertical and horizontal boundaries, shown in 
fig.5.43, has the advantage of implementation simplicity. With (±1± j ) being the 
four possible values of the complex symbols and with the window boundaries set at 
a distance of 0.5 from the horizontal and vertical axis, the angle 0 is roughly 24°. 
The configuration for DSP realisation, based on above arguments is developed in 
fig.5.44. The two limiters ( box A ), place the window around the signal 
constellation points. The threshold of the limiters is determined by the angle 0. The 
multiplier and the limiter ( box B ) selects those windows that lie on the stable 
equilibrium points ( which are placed 180° apart, the cross shows the unstable 
equilibrium points in fig.5.43). The control signal xUc) is generated as;
X(k)
\ 1 rt e p  
10 otherwise
Where rk are the input samples and p  is the widow region. The output of the PFD 
ufp (/c) is therefore given as;
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I
Fig.5.44 Phase-frequency detector Configuration
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Fig5.45 Frequency acquisition by PFD
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ufp(k) = X(k)up (k) + (1 - X Ck)}ufp(/c - 1) (5.20)
and up(k) is the phase error detector output.
The frequency response of the second order loop with damping ratio £, =0.707, 
employing the phase-frequency detector (PFD) is shown in fig.5.45. The loop 
bandwidth is switched from BLT = 0.08 during acquisition to BLT = 0.005 during
tracking. In this case the frequency offset of 300 Hz, with baud rate of 4k, has an 
acquisition time around 400 symbols. The larger frequency offset using this 
demodulator configuration, will increase the acquisition time considerably. For 
such conditions different demodulation algorithms have been developed in the next 
sections.
5.5.2.2. Medium Range Frequency Offset
A frequency offset around the symbol rate is regarded here as a medium frequency 
offset for which a PFD requires a very long acquisition time. For fast acquisition a 
frequency error detector is employed. The maximum acquisition range is dependent 
on the detection algorithm itself. The previously discussed dual-filter-detector 
(DFD) or Gardner's FED can be employed for this purpose. The DFD can handle 
larger frequency offsets and has a faster acquisition as seen earlier in this chapter. 
Therefore in this demodulator model, a DFD is used for acquisition and a 2nd 
order loop is used during tracking. The PFD can also be used instead of just a PED 
but in this case a PFD is not used, to reduce the complexity of the algorithm. The 
resulting demodulator structure is similar to the structure given in fig.5.39, except 
the FED is a DFD in this case. The frequency response, with switching to PLL, and 
without switching , is shown in fig.5.46.
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C a rr ier  A c q u is it io n  a n d  T ra ck in g
N u m b e r  o f  S y m b o ls  ( t / T )
Fig.5.47 Frequency response of DFD  with PLL
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5.5.2.3. Large Frequency Offset
For a frequency offset much higher than the symbol rate, frequency error detectors 
cannot be employed, firstly due to their limited range, and secondly even if a DFD 
can be designed to cover this frequency range, its noise performance will be poor 
due to the use of wide band-pass filters. It was pointed out in the last chapter that 
in these circumstances, spectral estimation based frequency detection is used. The 
large frequency offset model of a OQPSK demodulator uses a FFT based 
frequency estimation for coarse frequency adjustment and a 2nd order PLL for fine 
frequency corrections. The FFT based algorithm is suitable for burst mode 
transmission where data packets of reasonable length are available for FFT 
operations. The resolution of the frequency estimation is dependent upon the FFT 
length. The large frequency offset OQPSK demodulator is presented in fig.5.48.
Fig.5.48 Large frequency error demodulator model
If the sampling rate of the system is 4 samples/symbol, then 256 symbols are 
required, to have an FFT length equal to 1024. The frequency estimation resolution 
is therefore 8v = 7^ 4 = 9.765625x10^^ and if the baud rate is 4kHz as in a 
previous example, then it is 15.625 Hz. This much frequency error can easily be 
acquired by the 2nd order PLL. The FFT based frequency estimation requires 
spectral smoothing as given in chapter 4 (section 4.3.3 ). The spectral smoothing is 
carried out by sweeping an averaging window of size N across the whole spectrum. 
The choice of N is a critical parameter in this estimation process. Taking the above 
example, the shape of the smoothed spectrum is given in fig.5.49 for different
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window sizes. The frequency offset is twice the symbol rate and the signal-to-noise 
ratio is 4dB.
Spectrum Smoothing
Fig.5.49 Shape of smoothed spectra at different window size
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It can be observed that the lower window size gives rise to noisy peaks, and large 
window size results in a flat region, this introduces additional frequency estimation 
errors as only a clean and sharp peak can give an estimate having resolution given 
above. The variance of the estimation error against window size is given in fig.5.50 
to get an optimum window size. A window size of about 180 samples gives best 
performance in this case. When the optimum window size is used for smoothing, 
then the effect of the noise is minimised. This is illustrated from fig.5.51 which 
gives the peak at 0 dB and 10 dB, the peak in both cases can be detected easily.
5.5.3. Adaptive Control
The switching from the AFC loop to the PLL or switching between two loop filters 
in the PLL and switching back to the acquisition mode when sync is lost requires 
some sort of adaptive control. This control is based on the status of 
synchronisation loops. The status of any loop is generally monitored by a loclt- 
indicator. This lock-indicator plays important role in the development of adaptive 
control.
The lock indicator observes the error signal from the respective error detector, 
when this error signal attains a study state zero mean, it gives the lock indication. 
The simple lock-indicator developed here smoothes the error signal and then makes
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the decision about lock. Now consider the case of the phase error detector, if it 
generates an error signal up (k) then;
r+k
p(k) = 5>„(D (5.21)
where p(k) is the output of the smoothing window having a size of N samples. The 
adaptive control x(k ) is generated from p(k) as;
x { k ) = \ \  (5-22) [0 othei~wise
Where p  is called the loop detection threshold. It depends upon window size and 
signal-to-noise ratio. The optimum value for p is determined using computer 
simulations.
Frequency Acquisition
PFD Es/No—8dBonn _
N u m ber o f  S y m b o ls  ( t /T )
Fig,5.52 Frequency response of PD F  without switching the bandwidth
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Fig.5.53 Lock-detector output for the loop response of fig.5.52
For example consider the frequency response of the PFD without switching the 
bandwidth in fig.5.52. Using the above lock-detection method, the lock detector 
output is given in fig.5.53. The initial lock indication can be ignored. It is seen that 
the lock-detector has noise spurs in loclc-mode. The adaptive switch observes the 
lock indicator output for a certain interval before making a decision on the state of 
the loop. If ’O’ indicates acquisition and T tracking mode then the output of the 
adaptive switch y  (k) is defined as;
f 0 —> 1 % (k) - 1  for t > t d
"(*) = 0 f o r o l  <5-23>
where td  is the length of observation interval. Using an observation length of 50 
symbols, the switch output, for the lock-detector output of fig.5.53, the state of the 
adaptive switch is given in fig.5.54. It can be seen that the noisy output of the lock- 
detector has not affected the state of the switch.
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Adaptive Switch Control
Time in  sam ples ( t/T s )
Fig.5,54 The control signal of the adaptive switch
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5.5.4. Dem odulator Perform ance
The performance of developed OQPSK demodulation algorithm is evaluated using 
INMARSAT standard-M specifications [INM'91]. The key features of these 
specifications are listed in the tableS.l below.
Table 5.1 IN M A R SA T  Standard-M Specifications
Transmit & Receive Filter Nyquist with 60% Roll-Off
Channel Rate 8.0 Kbits / s
Modulation OQPSK
Long-term Frequency Error ±966Hz (±down conversion 
errors)
Short-term Frequency Error ±200Hz
Acquisition Time (long-term) 480 Symbols
Acquisition Time (short-term) 240 Symbols
E b / N o (operating) 6-7 dB (approx.)
The long-term frequency error is the initial frequency offset encountered at the 
beginning of the transmission. This frequency error is counter acted by the AFC 
loop of the demodulator. The short-term frequency offset is expected to occur 
after a signal blockage and is acquired by the PLL. The demodulator structure of 
fig.5.39 is therefore applicable in this situation.
The demodulator loop responses are given in fig.5.55, it can be observed that all 
the loops achieve acquisition within 450 symbols at the specified operating Eb / N0. 
These responses are based on a random input signal and no preambles are assumed. 
The frequency offset of 2kHz (0.5 JT ) is given to the AFC loop which is much 
higher than the specified offset. Even so the signal acquisition is achieved within 
the specified time.
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Fig.5.55 O Q P S K  Demodulator Loop Responses
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BER Performance
The BER (Bit Error Rate) of the demodulator is estimated by comparing the 
transmitted data sequence to the received data. The bit error rate is determined by 
actually counting the errors. The major issue in bit error counting is to resolve the 
phase ambiguity which is inherent to coherent demodulation and timing ambiguity 
which occurs only in OQPSK. OQPSK has phase ambiguity of 0,n and timing 
ambiguity of 0, T / 2.
The one solution to resolve the phase and timing ambiguities is to send a unique- 
word (UW) (which is available in the INMARSAT standard-M data frame) at the 
beginning of the data frame that can give the indication of ambiguity. The 
transmitted U W  in this case is 011110001001 which is made of 12 bits. Different 
combinations of phase and timing ambiguities give rise to different U W  sequences 
which are given in the following table 5.2.
Table 5.2 U W  and OQPSK Phase Ambiguity
Phase, Timing 
Ambiguities
Received U W  Sequence
0,0 011110001001
7t, 0 100001110110
0, T /2 101101000110
7T, T / 2 010010111001
Therefore the detected U W  is compared with four possible sequences and then 
phase and timing ambiguities are established and resolved before making data 
decisions.
The estimated BER performance of the demodulator is given in fig.5.56. The 
estimation has not been carried out for higher signal-to-noise ratios because it 
requires much longer time; for example to get a BER of 10~5, 1 million samples are 
required to be processed for a reliable estimate. In addition the region of interest is 
the low Eb /N0. The degradation of 0.7 dB from ideal case, around the operating 
region, can be observed from fig.5.56.
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Fig.5.56 B E R  performance of O Q P S K  Demodulator
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6
DSP Implementation
6.0. In trodu ction
In this chapter an OQPSK demodulator implementation based on the INMARSAT 
standard-M specifications, using a digital signal processor (DSP) is described. The 
architecture of this demodulator has already been developed and discussed in the 
previous chapter. The DSP implementation not only provides power efficiency but 
also a great flexibility for testing different algorithms and incorporating 
modifications without hardware changes. Additional functional blocks can be 
included by simply adding new code. Even if the final product is not intended to be 
DSP chip based, the DSP implementation is often desired for the final real-time 
tests and design confirmations prior to VLSI implementation.
The Texas Instruments TMS320C25 fixed-point digital signal processor is selected 
for OQPSK demodulator implementation. It has the following key features;
® 100-ns instruction cycle
© 544-word on chip programmable data RAM
® 128K-word total data / program memory space
• 32-bit ALU / accumulator
® Single-cycle multiply/accumulate with data move instruction 
© 16-bit parallel shifter
• Block moves for data / program management
© Low power consumption of 1.5W
• CMOS technology
The other features of TMS320C25 will be explored in the later sections on the 
implementation aspects of the demodulator function blocks.
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6.1. D em od u la to r  F u n ction a l B lo c k s
The all-digital structure of the implemented OQPSK demodulator is shown in 
fig.6.1. The input sampling frequency of the demodulator is 4 sample per symbol. 
The up-sampling function in the demodulator is implemented by repeating the 
sample to the desired number and similarly down-sampling is achieved by simply 
discarding the undesired samples. The scalars kp, kfp, kf and kt control
corresponding loop bandwidth and are explained in the next section. The functional 
blocks of this demodulator have been implemented and tested separately before 
integration into the structure of fig.6.1. A modular approach has been adopted for 
the software development by defining each functional block as a macro. This 
allows the reuse of basic blocks when developing hierarchical models. These 
macros are provided at the end of the thesis in Appendix C. The following sections 
describe the functions and implementation of the highlighted functional blocks, the 
blocks belonging to carrier or symbol synchronisation techniques will be discussed 
in the next section.
Fig.6.1 All-Digital OQPSK Demodulator Structure
6.1.1. Matched Filter
The matched filtering is achieved by splitting the raised-cosine filter between 
transmitter and receiver. Therefore the data filter for the demodulator is a root- 
raised cosine which is implemented as a FIR filter. The filter specifications are 
given below in table 6.1.
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Fig.6.2 Filter Responses
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The matched filter is designed using a digital filter design package DFDP which 
provides the 16-bit quantised coefficients. The filter responses are shown in fig.6.2.
Table 6.1 Matched Filter Specifications
Pulse-shaping jNyquist
Roll-off 60%
Sampling Frequency 16 kHz
Centre Frequency 2.0 kHz
Stop-band Frequency 3.2 kHz
Guard-band 0.8 kHz
Filter-length 64
Type FIR
Quantization 16-bit
Implementation
The FIR filter structure is well suited for the matched filter as it is simple, stable 
and exhibits linear phase. The filter output y(n), in the case of FIR, is simply the 
convolution of input data stream x(n) with the impulse response h(k) of the digital 
filter as;
j(n) = £A(Jt)i(n-it) (6.1)
k=0
where N is the length of the filter. From (6.1), it can be seen that the FIR filter has, 
as the name implies, a finite length response to a unit sample. Denoting the z- 
transform of x(n), y(n) and h(k) as X (z), Y(z) and H (z), respectively then;
"(z)=iftS=2>(*)z~‘ <6-2)
A \ Z )  k=0
Equations (6.1) and (6.2) may also be represented by the network structure shown 
in fig.6.3. This structure is referred to as a direct-form realisation of an FIR filter 
[Opp'75] because the filter coefficients can be identified from the difference
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Fig.6.3 Direct-Form FIR Filter
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Fig.6.4 TMS320C25 Memory Maps
y(n)
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equation (6.1). The branches labelled with z 1 in fig.6.3 corresponds to the delay in 
(6.1) and multiplication by z-1 in (6.2).
The direct form realisation of equation (6.1) and fig.6.3 can easily be implemented 
on TMS320C25 in a straight forward and efficient manner. The TMS320C25 
provides a single cycle multiply/accumulate with data shift instruction and larger on 
chip RAM makes it possible to implement each filter tap in approximately 100-ns 
with filter lengths up to 256 taps.
The TMS320C25 provides a total of 544 16-bit words of on-chip RAM, divided 
into three separate blocks of BO, BI and B2. Of the 544 words, 288 words (blocks 
BI and B2) are always data memory and 256 words (block BO) are programmable 
as either data or program memory. The CNFD (configure block BO as data 
memory) and CNFP (configure block BO as program memory) instructions allow 
dynamic configuration of the memory maps through software as illustrated in 
fig.6.4. To take the advantage of the single cycle multiply/accumulate with data 
move MACD instruction, block BO must be configured as program memory using 
the CNFP instruction. MACD only works with on-chip RAM. The use of the 
MACD instruction helps to speed up the filter execution.
The TMS320C25 implementation of (6.1) is made even more efficient with a 
repeat instruction, RPTK. It forms a useful instruction pair with MACD, a macro 
FIR for filtering using this pair is defined (Appendix C). The RPTK A-l instruction 
loads an immediate 8-bit value A-l into the repeat counter. This causes the next 
instruction to be executed A times. In the FIR macro the instruction MACD *-,B 
performs the following functions;
1. Loads the program counter through one of the auxiliary registers, 
currently selected,
2. Multiplies the value in data memory location B (on-chip block 
BI) by the value in program memory location pointed to by 
auxiliary register (on-chip, block BO),
3. Adds the previous product to the accumulator,
4. Copies the data memory values (block BO) to the next higher on- 
chip ram location. The data move is the mechanism by which z-1 
delay can be implemented, and
5. Increments the program counter with each multiply/accumulate to 
point to the next sample of the unit sample response.
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The FIR macro uses the data storage scheme in fig.6.4 that provides the correct 
sequence of inputs for the next pass through the filter.
Block BO Block BI
Low Address Low Address
High Address High Address
Impulse Response S t  orage Input Sam ple S t  orage
Fig.6.4 T M S320C 25  Memory Storage Scheme
6.1.2. Numeric Controlled O scillator (NCO)
As explained earlier in chapter2, the NCO is used for phase rotation and frequency 
translation (equivalent to a VCO in analogue circuitry). In a DSP, NCOs are 
implemented using sine/cosine look-up tables as shown. The NCO shown in fig.6.5 
is based on a simple recursive algorithm for accumulating (j)(k) given as;
0(&) = i<P(k -1 ) +v T J  <S> 2 n
where
(j)(k) = 2nvkTs + 6
There are three trade-offs that must be considered when implementing the NCO. 
They are speed, accuracy and size of the table ROM.
The direct look-up table method is the fastest implementation, where sine and 
cosine values from 0° to 360° are stored in parallel ROMs and are addressed by 
the same value of phase. However it takes a larger memory space than absolutely 
required for the advantage of speed.
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To minimise the amount of program memory required for the sine/cosine table, one 
can take advantage of the symmetry of the sine/cosine function. By keeping track 
of the quadrant as phase changes, a sine table that ranges from 0° to 90° is 
sufficient and the same table can be used to get cosine values by using another 
pointer offset by 90°. This decreases the size of the ROM required to one-fourth of 
the above mentioned technique at the cost of slower speed due to the extra code to 
keep track of the quadrant and use of two pointers.
If phase quantization distortion is important, then some form of interpolation is 
needed. One can use the linear-interpolation method or other approximation 
methods such as a Taylor series expansion carried out to the second-or third term 
or beyond. These schemes will however also increase the amount of code as well 
as the execution time.
Fig.6.5 NCO for TMS320C25 Implementation
For fast operation, the NCO for the OQPSK demodulator is implemented in a 
direct look-up table employing two parallel ROMs for sine and cosine values. The 
length of the table is selected to be 1024 for good resolution. The implemented 
NCO is shown in fig.6.5 and its specifications are given in table 6.2.
Table 6.2 N CO  Specifications
Look-up Table length 1024
Quantization Noise 0.101°
Phase Resolution 0.35°
Frequency Resolution 3.9 Hz
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The frequency input to the NCO is used when it is required for frequency 
correction and the phase input is used for phase rotation. The TMS320C25 macro, 
NCO has been defined which implements the above NCO (Appendix C). It should 
be noted that in the macro NCO, sine values are fetched after adding the length of 
the table to the cosine address. It is for this reason that the sine table comes after 
the cosine table, therefore the length of the table is added to get the sine value for 
the same phase.
6.1.3. Phase Rotator and Frequency Translator
The complex carrier generated by the NCO is used to rotate the phase and translate 
the frequency of the input signal. It is accomplished by multiplying the complex 
carrier by the complex input signal as explained in chapter2. Therefore phase 
rotation or frequency translation requires a complex multiplier. It takes four real 
multiplications and two additions as shown in fig.2.10.
The TMS320C25 macro for complex multiplication CXMUL, given in appendix C 
uses the indirect addressing mode to avoid the resetting of the page pointer in 
direct-addressing. This macro is a implementation of fig.2.10.
6.2. Carrier Recovery
Carrier recovery consists of an AFC loop for the frequency acquisition and a 2nd 
order split phase lock-loop for phase and frequency tracking as shown in fig.6.1. 
The carrier is must be recovered before the symbol synchronisation can be 
achieved. It is for this reason that the known symbol synchronisers for OQPSK are 
unable to work properly under frequency errors. Although results of the influence 
of the frequency errors on symbol synchronisers have not been provided in the 
chapter on synchroniser performance, the results obtained for phase errors can be 
used to indicate their behaviour in such circumstances. Both of the symbol 
synchronisers considered for OQPSK are inherently coupled with the phase and 
hence with the frequency.
In the following sections, the TMS320C25 implementation of carrier acquisition 
and tracking functions are described.
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6.2.1. Carrier Acqu isition
Carrier acquisition is achieved by the AFC loop where the FED estimates the 
frequency errors and the NCO with complex multiplier uses these estimates to 
remove these errors as given in fig.6.1.
The performance analysis of frequency error detection algorithms in the previous 
chapter suggests the use of the dual-filter detector (DFD) as a FED for the AFC 
loop for fast acquisition and larger frequency acquisition range. The simplified 
structure of the DFD is used for the TMS320C25 implementation as explained 
below.
A modified block diagram of the DFD, given in fig.4.5(a), is shown in fig.6.6(a) 
where the complex nature of the signals and operations are displayed explicitly. 
Each of the individual filters, without simplification, would have a configuration as 
shown in fig.6.6(b). The two independent complex filters in the DFD would have 
eight real convolutions, seven real additions and four real multiplications (squaring) 
per signal sample.
Imposing the condition (4.13) which states;
In other words, Hp (/) and Hn (/) are realised with exactly the same operations, 
except that Hq is of opposite sign in the two filters.
If sp(t) and sn(t) are the complex outputs of the filters Hp( f ) and Hn(f )  
respectively, then;
sp (t) = 0 ( 0  + jy(t)] ® [ht (0 + jhq (01 
- x ® ^  + jy®hi ~y®hq + jx®hq 
= (x®hi -y ® h q) + j(y®hi +x®hq)
hp(t) -  h*(t) 
since a complex filter has an impulse response
(6.3)
hit) = h,(.t) + jhq (t)
we have
hp (0 = ^ (0 + jhq(t) 
hn(t) = hi( t ) - j h q(t) (6.5)
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(a)
=  xin®h + yin®h,
(b)
X = y. ® h —x. <g)htn i in q
Fig.6.6 DFD  and Complex Filtering
stt(t) =  [*(?) +  j'y (?)] ® (?) -  jhq (?)]
= x® + jy® ht +y®hq ~ jx®hq 
= (x ® hi+ y ® hq) + j (y  ® -x ® h q)
The DFD output is
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\sp (of - \sn (of = (x ® hi -  y 0 hq f  + (y ® ht + x 0 hq f
—(x ®hi +y®hq)2 -(y®  ht - x®hq)2 (6.6)
= 4(7 ® ht)(x ® hq) - 4(x ® ht )(y ® hq)
which may be realised as in fig.6.7. Now each sample requires only four real 
convolutions, two multiplications and one addition. The computing burden has 
been reduced by more than half.
Fig.6.7 Simplified DFD  ( After Alberty and Hespelt)
Implementation
The DFD is implemented using the matched filter impulse response g(-mTs) by 
shifting its centre frequency to l / T  in order to meet the condition (4.17). The 
spectral shape of the DFD with the matched filter is illustrated in fig.6.8.
The impulse response hp (m) of the filter Hp (/) is therefore;
hp (m) = g(-mTs) exp 
= g(-m)exp
^j2nmTs  ^
j' ]2nrrD
V K
Where' K* is the number of samples per symbol, for the choice of K = 4,
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[<$---
Fig.6.8 Spectral shape of DFD  and matched filter
hp(m) = g(-m)expj^Y^) = (/)'" g(-m ) (6.7)
and
hn(m) = (-j ) mg (-m ) (6.8)
To realise the DFD as shown in fig.6.7
hi(2m) = ( - l ) m g(-2m)  
hq(2m + l) = y'(-l),Hg(-2m-l)
As seen from the above equation, the DFD filters operate with the same weighted 
coefficients as the matched filters. DFD components are obtained by multiplying 
weighted tap outputs by +/- as appropriate. The computational requirement 
reduction can result if the weighted coefficients are shared by the DFD filters and 
the matched filter. But in the case of TMS320C25 implementation, one cannot 
have the advantage of the MACD instruction when sharing is the aim. Therefore 
the DFD filter coefficients are obtained according to (6.9) and are used separately 
for the DFD. The in-phase and quadrature-phase components of the input signal 
are obtained by dividing it into even and odd numbered samples in the data input 
buffer.
As both the matched filter and DFD are operating on the same input data stream, 
the same buffer which is used for the matched filter is used for the DFD, except 
that the buffer's odd and even samples are accessed separately for the DFD 
operations. The other difference is that instead of MACD, the multiply/accumulate 
without data move instruction (MAC) is used for the DFD. The data move 
operation is performed in data filtering by MACD. The buffer sharing scheme and
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use of the MAC and MACD instructions is illustrated in fig.6.9. A macro DFDM is 
developed to implement the DFD as given in fig.6.9. Another macro FIRP is used 
in the DFD macro which is the same as the FIR macro except that it uses the MAC 
instead of the MACD instruction for filtering.
X-channel Data buffer
in-phase output
4
To
DFD
quad-phase
output
Fig.6.9 Data Sharing of DFD  and Matched Filter 
Loop Filter
The response of the AFC loop is controlled by the factor kf , which determines the 
loop bandwidth Bh as;
Kuk,
(6-10)
where kvv is the gain of FED. The gain of the DFD can be calculated from fig.5.32
which gives a value of approximately 0.9, with T =  i_4x10 3
Bl =0 .9x10  /Cf
Therefore the loop bandwidth of the AFC loop is controlled by multiplying the 
DFD output by the factor kf , according to the above equation.
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Frequency Integrator
The frequency integrator is a simple modulo 2n integrator for frequency estimate 
updating. It is shown in fig.6.10. In the TMS320C25 implementation, it is just an 
adder which adds the previous sample to the current sample. The modulo operation 
is achieved by proper scaling of the input signal, as in the case of TMS320C25 the 
accumulator goes from the maximum positive to the largest negative value when an 
overflow occurs and vice versa.
Fig.6.10 Frequency Integrator
6.2.2. Carrier Tracking
The carrier tracking loop is a second order split phase lock loop. It is used for 
phase acquisition and frequency tracking to avoid the frequency jitter caused by the 
AFC loop [Ahm'92c],
The AFC loop is used during acquisition, and during tracking the frequency 
integrator is switched to the frequency branch of the PLL. The performance of the 
PLL is dependent on the phase-error-detector (PED) and on the loop parameters 
which are explained below with the TMS320C25 implementations.
Phase Error Detector
The DDML phase error detection algorithm is employed for the PLL. This phase 
error detector is shown in fig.6.11. It operates on 2 samples per symbol, where the 
data pair xit xq are the in-phase and quadrature phase matched filter samples of
the x-channel and similarly y., yq are the matched filter samples of the y-channel.
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The output ue (k) of the phase error detector is given as;
«„ (k) = z { a tp(k) -  jbtq(k)} (6 .11)
Where
x.i
x„
0---1
To
Interpolator
lp
0--
-1
o
^ Wv,
Fig.6.11 Phase Error Detector
p(k) = xi(k) + jyi(k) 
q(k) = xq(k) + jyq(k)
Simplification of (6.11) gives;
ue(k) = akyi( k ) - b kxq(k) 
Also for OQPSK
dk = sgn(x;)
4  =sgn (yq)
hence
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U„ = sgn(^f) -  sgn(y (6.12)
The above expression is used to implement the PED as shown in fig.6.11 for the 
TMS implementation.
The implementation of the PED above is achieved on the TMS320C25 in the 
macro PED (Appendix C). It involves no multiplication operation.
PLL Loop Filter
The loop filter used in the conventional second order phase lock loop is shown in 
fig.6.12. The scalars ka and kp are the filter parameters which control the loop
Fig.6.12 2nd Order PLL Loop Filter
bandwidth BL and damping factor £, as given by the following equations;
Phase Error 
Input
To
NCO
(6.13.1)
where kD is phase detector gain and
(6.13.2)
(6.13.3)
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where con is the natural frequency of the loop and is given by
(6-13.4)
Phase and frequency corrections are performed separately in the demodulator of 
fig.6.1. The loop filter is split in this case as shown in fig.6.13. The loop filter
Fig.6.13 2nd Order PLL Split Loop Filter
equations (6.13.1-4) still apply therefore;
1
B, = —(Or l 2 „
/
£ 1
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The scalars kp and kfp can be expressed in terms of normalised loop bandwidth 
Bl T and damping ratio t, from the above equations, if the PED gain is normalised 
to unity, as;
* * = 4
B J (6.14.1)
AB T
kP= - J -  (6.14.2)
1 +
4§
The TMS320C25 implementation of the frequency integrator has already been 
described in the last section, the rest of the loop filter is just multiplications by k 
and kfp of the error signal.
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6.3. Symbol Timing Recovery
The important feature of the all-digital modem is the use of digital timing 
correction. If synchronised sampling is used, where the sampling instant is adjusted 
to track the optimum decision instant through the A/D converter, then the 
demodulator structure cannot be classified as "all-digital". For MCD applications 
with non-synchronised SCPC signals, the single on board A/D converter cannot be 
synchronised to all channels. Therefore a fully digital modem is required. This 
involves the availability of the signal value near to the optimum decision instants. 
Accurate symbol clock timing is also required to re-multiplex the signal into a 
TDM A stream.
A polyphase interpolation structure has been used for timing correction which is 
explained in the following section. Also the implementation of the timing error 
detector (TED) and the timing integrator is described.
6.3.1. Digital Timing Correction (Interpolator)
The all-digital timing correction involves interpolation of samples. The commonly 
used interpolation technique in digital modems is filter-interpolation. It is based on 
the polyphase filter structure where each subfilter gives samples at a different
Fig.6.13 Digital Timing Correction
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timing phase as shown in fig.6.13. The timing resolution is dependent on the 
number of subfilters in the polyphase array.
The polyphase filters have been widely used for rational sampling rate conversion 
in multirate digital signal processing. An analytical approach to the design of 
polyphase filters using the matrix of subfilters, called polyphase matrix structure 
[yim'92] is used in the design of the interpolator. The polyphase filter bank of 
fig.6.13 is a matrix of subfilters hpqd which is a decomposition of the prototype 
filter h [yim'92];
hpqd = h(iMLJ + pMJ + qLJ + dM) (6.15)
where d is the variable integer delay, J is timing resolution and L and M are 
interpolation and decimation factors respectively. In the above equation 
p -  0 ,1 ,2 ...L -1 , and q -  0 ,1 ,2 ...M -1  and i = a ,a  +1,... p . The limits a  and ft 
are given as;
a  = p q d (6.16.1)
N - 1 
ML
P_
L
fL
M
d_
JL
(6.16.2)
where the ceiling function f  x~\ returns the smallest integer such that f  x~\ > x , the 
floor function |_xj returns the largest integer such that |_*J ^  x and N is the length 
of the prototype filter.
In the design of the interpolator for the OQPSK demodulator no sampling rate 
conversion is needed as there are 2 samples/symbol at the input and 2 
samples/symbol are required at the output of the interpolator for the TED. Also a 
timing resolution of T/32 is selected for the interpolator. It results in the following 
parameters;
Timing resolution -  J - 3 2  
Interpolation factor- L - \  
Decimation factor = M = 1
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Which results in;
p = 0 
<7 = 0
r d
-1  L 32
hp>q,d =h(32 i + d) (6.17)
The above equation (6.17) is used to decompose the prototype filter into subfilters 
of fig.6.13. The timing correction interval (-T  /  2,T  /  2) has been adopted by using 
the range for d of ( -J  / 2, J /2 - 1 )  as shown in fig.6.13.
Prototype Filter Specifications
The important requirement for the prototype filter design is its correct operating 
sampling frequency. If the signal to the interpolator has an input sampling period of 
7] and output sampling period of T0 and defining the filter sampling period as Tf 
then;
Ti=JLTf 
T0 = JMTf
If the input signal sampling frequency is known then;
1  = JM —
T Ti i l f
defining
f si = input sampling frequency = ™
f sf = filter sampling frequency = —
Tf
then
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•fsi JJ,
or
| (6.18)
The above equation is used to design the prototype filter for interpolator. As the 
input signal to the interpolator has 2 samples per symbol which corresponds to a 
sampling frequency of 8kHz, the filter sampling frequency 
f sf = 3 2 x 1 x 8  = 256 kHz is used to design the interpolation filter. The designed 
interpolation filter is a low-pass root-raised cosine filter having a bandwidth of 
2kHz. The impulse response of the filter is shown in fig.6.14 which has a length of 
256 samples.
TIME [ t/T ]
Fig.6.14 Impulse response of prototype interpolator filter
A 'C' program is used to convert the prototype filter coefficients into an array of 32 
sub-filters according to the equation (6.17). As the filter Si contains coefficients 
with positive index, any sub-filter coefficient with negative index resulting from 
(6.17) is set to zero. This interpolator is implemented in the TMS320C25 macro 
POLYM (Appendix C).
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6.3.2. Timing Error Detector (TED)
The timing error detector block TED in fig.6.1, uses the zero-crossing detector. 
The error output is generated from 2 samples (one in-phase and other quadrature- 
phase) of both channels as;
ux (n) = x ( n -  Qfo. Cn) - x f n - 1 ) }
(6.19)
+yi(n-l){yq(n)-yq(n-l)}
The above equation is illustrated in fig.6.15 and it can be seen that for the 
TMS320C25 implementation, this TED requires two multiplications, three 
additions and two delays (memory).
6.3.3. Timing Integrator
The timing integrator is similar to the frequency integrator except that it updates 
the timing estimate and the output is modulo 772 ( or 7/2 when timing resolution is 
■j ). The timing integrator is shown in fig.6.16 which provides a control signal to 
the interpolator to select the appropriate sub-filter (also see fig.6.13). In the
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TMS320C25 implementation, the output of this timing integrator is mapped into 
the address of the corresponding subfilter (macro TINT in appendix C).
Fig.6.16 Timing Integrator
6.4. Demodulator Implementation
The functional blocks and carrier and symbol timing recovery methods described in 
the previous sections are integrated to form the all-digital OQPK demodulator 
shown in fig.6.17. The important feature of this implemented demodulation 
algorithm is its asynchronous digital signal processing which is based on symbol by 
symbol processing. It makes multirate digital signal processing much easier. The 
input buffer reads four samples (which is equal to one symbol) of 1 and Q channels 
which are frequency corrected by the complex multiplication with the NCO output. 
The frequency NCO repeats the same frequency estimate four times during 
complex multiplication for frequency correction. Therefore the AFC is operating at 
4 samples / symbol (as required by the DFD).
The input data buffer for z_l locations is shared by the matched filter and the DFD. 
The output of the matched filter (4 samples) is written to the decimator buffer 
which decimates the input signal by 2, by just discarding the odd (or even) samples. 
The DFD updates the frequency estimate every 4 samples (or 1 symbol) and writes 
it to the MUX (or switch) buffer which switches between the AFC and PLL.
The phase rotation (or correction) is performed by the complex multiplier 
operating at 2 samples /  symbol. The phase NCO repeats the phase estimate twice 
during this complex multiplication as the PED updates the phase estimate every 2 
samples (or 1 symbol).
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The interpolator is based on the bank of 32 FIR sub-filters of length 16 each, 
whose coefficients are fixed ( time-invariant). However, a different set of 
coefficients or sub-filters is needed for each value to be computed, depending upon 
the delay of input signal, estimated by the TED. In this sense, the interpolator filter 
is regarded as a time-variant filter.
The output of the interpolator is fed to the output buffer which is required for de- 
staggering the data stream which has been staggered in the OQPSK modulator and 
decimated by 2 before the demodulated signal is written to the output ports.
The implemented algorithm utilises 56% of the total processing power of the 
TMS320C25 digital signal processor and leaves an ample space for the auxiliary 
operations like lock-detection and adaptive loop control.
6.5. Demodulator Performance
The TMS320C25 implemented OQPSK demodulator is based on the INMARSAT 
standard-M specifications as given in the previous chapter.
Texas Instrument's TMS320C25 development board has been used to run the 
demodulator software. The input to the board is the OQPSK modulated signal 
provided through the COSSAP generated data file. The C25 board is therefore 
used to read the input signal from the disk and ran the software at full speed while 
dumping the various outputs back to the disk. These outputs include loop 
responses and demodulated signal.
The performance of the carrier and symbol recovery loops and over-all 
demodulator performance is given following.
Frequency Response
The frequency response of the demodulator AFC loop is given in fig.6.18 with and 
without switching-over to the PLL. The value of the factor kf has been chosen
such that it is a compromise between low acquisition time and low frequency 
pattern-jitter. The frequency-jitter of the AFC loop determines the initial bandwidth 
of the PLL to lock..
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FREQUENCY RESPONSE
Number of Symbols [t/T]
Fig.6.18 Frequency Response with and without Switch-over to PLL 
Phase Response
PHASE RESPONSE
Number of Symbols [ t/T ]
Fig.6.19 Phase Response
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The phase response of the PLL is shown in fig.6.19 which shows that phase is 
locked as soon as the frequency is acquired. The loop parameters are given in the 
following table;
Table 6.3 PLL Loop Parameters
Damping Ratio 0.8
Loop Bandwidth 50 Hz
Frequency Resolution 3.9 Hz
Phase Resolution 0.35°
The switching of the PLL loop-bandwidth can easily be achieved on the 
TMS320C25 by simply switching to a different set of k and kfp scalars. In the
phase response of fig.6.19 the technique of PLL bandwidth switching has not been 
utilised but in a more practical scenario it would be used to give improved BER 
performance.
Timing Response
The response of the timing loop is given in fig.6.20 for the loop parameters given 
in table 6.4. The acquisition time of this loop is also well within the specifications.
Timing Response
0 10 0  2 0 0  3 0 0  4 0 0  500  600  70 0  80 0  90 0  100 0
Number of Symbols (t/T]
Fig.6.20 Timing Loop Response
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Table 6.4 Timing Loop Parameters
Loop Bandwidth 10 Hz
Timing Resolution T /3 2  = 7.8125 x 1CT06
Correction Range - T / 2 - T / 2
BER Performance
The BER test of the demodulator has been carried out in a similar way as described 
in the previous chapter. The TMS320C25 demodulator BER performance is close 
to the one obtained by the COS SAP simulation. A small implementation loss of 
around 0.1 dB can be observed from the fig.6.21, where both of the BER obtained 
by simulation and DSP implementation are given.
G>
oq
o
E
to•<o03
6.21 BER Performance of simulated and implemented demodulators
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7
Conclusions and Future Work
As stated in the introduction much attention has been focused on OQPSK because 
it exhibits much smaller envelope fluctuations, and has the same bandwidth 
efficiency as QPSK, and is more bandwidth efficient than MSK. It thus is a good 
compromise between QPSK and MSK.
On the other hand, when considering the design of demodulators, there is little 
published work on the synchronisation of OQPSK systems. Therefore in the 
development of an all-digital demodulator for OQPSK, the synchronisation
problem has been explored to find the most suitable demodulation algorithms.
In this thesis various problems of OQPSK demodulation in land-mobile satellite 
communications have been addressed; the main achievements of the work carried 
out are;
© A comprehensive survey of digital synchronisation
techniques for mobile communication required for 
OQPSK coherent demodulation.
® Identification of problems associated with carrier and 
symbol timing synchronisation for OQPSK, using
extensive computer simulation.
© Development of new OQPSK demodulation algorithms 
for various applications, particularly for an on-board 
processing MCD in a mobile environment.
• The acquisition and BER performance evaluation of the 
newly developed OQPSK demodulator based on the 
INMARSAT standard-M system definition.
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® Design confirmation of the developed OQPSK 
demodulator and computer simulations by a DSP 
implementation.
It is believed that the above arguments give the first fully verified DSP version of 
an all-digital OQPSK demodulator for mobile satellite applications.
It is shown that the synchronisation problem for offset-modulation is more 
complicated than for the non-offset types and suggested that existing demodulator 
structures for QPSK cannot be applied to OQPSK. The most notable difference 
between QPSK and OQPSK synchronisation is the coupling between earner and 
symbol timing synchronisers. In QPSK, many carrier synchronisers independent of 
symbol timing, and symbol synchronisers independent of carrier (which includes 
both frequency and phase) can easily be found, but this is not the case for OQPSK. 
It has been shown that the coupling effect not only complicates the acquisition 
process but also degrades the tracking performance.
The other fundamental problem in the synchronisation of OQPSK is the frequency 
acquisition. All of the known frequency error detection algorithms for OQPSK 
suffer from self-noise, whereas QPSK enjoys a number of self-noise free frequency 
synchronisers. OQPSK also imposes the extra restriction of timing-independence 
on frequency synchronisers, due to the fact that no known timing synchronisation 
algorithms for OQPSK can work correctly under the conditions of carrier 
frequency errors. For this reason rotational, or differential decision frequency error 
detectors, which have been employed for QPSK because of their low 
computational requirements, are rejected for OQPSK since they require prior 
timing information.
The performance evaluation of synchronisers suitable for OQPSK has been carried 
out both from the point of view of the choice of particular algorithm but also by 
considering its impact on the overall demodulator structure. For example, the zero- 
crossing algorithm for OQPSK is not independent of carrier, on the other hand its 
performance in AWGN closely follows the CR bound. This means that one has to 
separate the functions of carrier and symbol timing recovery in the demodulator 
structure. Therefore in the demodulator structure developed, based on the 
characteristics of the individual synchroniser, the symbol synchronisation has been 
separated from the carrier frequency and phase synchronisation.
The unavoidable self-noise in the frequency synchronisers is dealt with by the 
second order split PLL. During acquisition the PLL bandwidth is widened
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depending upon the pattern-jitter of the AFC loop for reliable phase lock. During 
tracking, the PLL bandwidth can be narrowed down for a better demodulator BER 
performance. This whole process requires switching from an acquisition state to a 
tracking state and back again in the case of synch loss due to blockage or fading. 
This adds an extra complexity to the OQPSK demodulator. The switching is also 
required in the case of QPSK but only between the AFC and the PLL. OQPSK 
requires an extra switching function between the two PLL bandwidths due to the 
frequency synchroniser's self-noise.
Applications of the OQPSK demodulator, other than in MCD, differ only in the 
expected carrier frequency uncertainties. For example in fixed satellite services, the 
channel does not suffer from Doppler shift, the only source of frequency 
uncertainties being down conversion errors due to the instability of analogue 
oscillators. Therefore a second order PLL is sufficient without any need for an 
AFC loop. On the other hand for highly elliptical orbit the demodulator is faced 
with much higher frequency offset than the symbol rate or in a deep-space 
application the Doppler shift could be much higher with the additional constraints 
of very low signal power. Hence three different OQPSK demodulator structures 
have been presented to cater for these varying requirements.
The over-all demodulator performance has been given for the particular case of 
INMARSAT standard-M. It has been shown that the developed demodulator easily 
meets the requirements on the acquisition time and tracking performance.
The BER performance of the demodulator does not depend on the AFC loop as it 
is used only during acquisition. Therefore only the carrier and symbol timing 
synchronisers are responsible for the 0.7dB degradation observed in the BER 
performance of the demodulator. The share of degradation of the symbol 
synchroniser is negligible as determined from its individual noise performance. 
Hence the degradation is mostly due to the phase synchroniser and due to the 
coupling effect.
The complexity of the demodulator has been explored in the DSP implementation. 
The bulk of the computation is due to the matched filter, interpolation filter and 
DFD. The DSP implementation also gives the flexibility of modifying the 
algorithms employed at a later stage.
The performance of the implemented demodulator is similar to the one obtained 
from the COS SAP simulation. This is because the simulation carried out is close to 
the DSP operations except for the word-length and quantisation effects. The
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effects of word length are negligible since a 16-bit word is used in most of the DSP 
operations except the NCO where a 10-bit word is used. A relatively small loss of 
around 0.1 dB has been observed in the DSP implementation due to the phase and 
frequency quantisation.
The demodulation algorithms developed are not only suitable for OQPSK but can 
also be used for BPSK and QPSK.
The thesis gives a coherent and systematic approach in the development of an all- 
digital OQPSK demodulator from the basic concept to the DSP implementation.
Future work could include the integration of the developed demodulator with the 
channeliser to form an OQPSK based MCD. The fundamental problems of OQPSK 
synchronisation also need further investigation. The following suggestions are 
made to improve the existing demodulator;
• investigation for a carrier independent symbol synchroniser for 
OQPSK
• search for a self-noise free OQPSK frequency synchroniser.
The availability of the two synchronisers above can much enhance the acquisition 
performance of the existing demodulator but most importantly the demodulator 
operations will be much simplified in terms of computational requirements. The 
data filter and interpolation filter can only be combined if a carrier-independent 
symbol synchroniser is available. The self-noise free frequency synchroniser can 
reduce the switching functions required in the demodulator. Also a carrier- 
independent symbol synchroniser will allow the use of simple rotational frequency 
error detectors. A further improvement in the BER performance can only result 
when the coupling between symbol and carrier synchronisers is absent.
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ABSTRACT
This letter presents two algorithms for frequency error detection in OQPSK satellite 
modems. The initial results of computer simulations in respect of acquisition and noise 
performance are given. These algorithms are suitable for DSP implementation and are 
applicable to mobile satellite systems in which significant Doppler shift is experienced.
I-Introduction :
In satellite-based land mobile communication systems, there may be a large frequency offset in the 
received signal due to the Doppler effect caused by the random motion of the mobile receivers.This frequency 
error needs to be handled by the demodulation algorithm and is a major concern for carrier synchronization in 
digital coherent demodulation. PLL's (Phase Locked Loops), which are generally employed for coherent 
detection of MPSK and MQAM signals, have inadequate pull-in range for the initial carrier acquisition in such 
an environment. A separate AFC (Automatic Frequency Control) loop is therefore required for this residual 
Doppler-shift correction.The FED (Frequency Error Detector) is the main block in any AFC loop and many 
types of FED’s exist [1-5] for MPSK and MQAM modulation schemes .Recently offset modulation schemes, 
such as OQPSK and MSK, have been considered for mobile satellite application due to their spectral 
advantages [9], but no frequency error detectors, explicitly designed for offset modulation schemes, have 
appeared in the literature. This paper presents the results of an investigation into frequency error detector 
algorithms suitable for offset modulations, particularly OQPSK.
In offset modulation schemes clock timing information cannot be achieved in the presence of a large 
frequency offset [8] thus in this study, only frequency error detection algorithms independent of clock timing 
are considered. There are two types of FED's that meet this criterion of timing independence: the DFD (Dual 
Filter Discriminator) [4] which was originally developed for PSK-type signals and Gardner's Maximum- 
Likelihood (ML) based FED [8]. Both are suitable for DSP implementation. These two algorithms have been 
evaluated for OQPSK signals and their acquisition and noise performance have been evaluated using 
computer simulation.
2- System Model:
A model of the transmission system and AFC loop is shown in fig.l. G(f) is the Nyquist root raised 
cosine filter with 60% roll off, shared between the transmitter and receiver. The AFC is a first order loop 
having a FED for the error estimates, a loop filter to smooth these estimates and a number controlled 
oscillator (NCO) for error correction. The factor Kf is the loop gain. The data source is a random binary 
generator with equal probability of occurrence of l's and 0's.
In the following sections the theoretical background and performance of both the FED's in this system 
are given.
Fig.l System Model
3-Algorithms for Frequency E rro r Detection :
i) Dual Filter Discriminator (DFT)):
This FED is based on a differential power measurement and was first proposed by Alberty and 
Hespelt[4] and later analysed by Gardner[7], and D'Andrea and Mengali [6]. The filter design conditions for 
the DFD given by [4,7] are for non-offset type modulations like MPSK and MQAM. Since it exploits the 
spectrum of the received signal, the same algorithm can be used for OQPSK but the condition for pattem- 
jitter-free synchronization cannot be achieved [7].
The frequency error output uf for the received signal r(t) is given as ;
Uf(t) = I r+(t) I2 - 1 r_(t) I2
with
. ±j2rct
r+(t) = r(t) <8> h(t) exp( ——  )
Where <S> is the convolution operator, h(t)exp(±j2jit /  T) are the impulse responses of the complex band-pass 
filters Hn(f) and Hp(f) as shown in fig.2 and T is the symbol period. The minimum requirement for this 
algorithm is 4 samples/symbol.
 A f -- ^
Fig.2 DFD Spectral Shape Illustration
ii) Gardner's ML based FED :
This algorithm proposed by Gardner [8] is based on maximum likelihood estimation. It needs 2 
samples per symbol.
The error signal uv(n) for OQPSK is given as;
uv(n) = 9t[ p(n)pv*(n) + q(n)qv*n) ]
Where p(n) and q(n) are samples from a signal matched filter at t = 0 and t =T/2 respectively, 
similarly pv(n) and qv(n) are samples from a frequency matched filter [8], 91 and * denote the real part and 
conjugate of a complex quantity respectively.
4~ Performance Analysis:
Computer simulation was used to evaluate the above mentioned algorithms in terms of their 
acquisition and noise performances. These algorithms were simulated under the same conditions, e.g baud 
rate, pulse shaping etc.
4.1) Acquisition Performance:
The output Uf(n,<|)) of any practical frequency error detector is composed of a component gf<4>), 
related to frequency error cf> and a random fluctuation N/n,<f>) as given below;
uf(n, £) = gf(<jO + Nf(n,<j>) (3)
where
<j) -  f - £: frequency error
£: estimated frequency
gf(<|>) : FED characteristics ( dc component)
Nf(n,<{)): carrier loop noise
The acquisition performance depends upon the slope of the FED's output characteristic gf(4>), commonly 
called the S-curve of the detector. The S-curve for each FED is shown in fig.3.
Fig.3(a) DFD S-Curve Fig.3(b) S-Curve for Gardner's FED
i) D FD :
The computer simulated S-curve for the DFD is shown in fig.3(a) for two different SNR values. It can 
be seen that it has a very low gain for small frequency errors but increases for large errors. This non-linear 
characteristic of the DFD makes the acquisition slower for small frequency errors. In the plots of fig.4, higher
Fig.4 DFD Acquisition Performance
values of loop gain kf are used for smaller frequency offsets to compensate for the low gain but this has the 
disadvantage of increasing the loop noise. Typical compromise values have been used for kf.
The maximum frequency offset Af that can be locked 
using the DFD depends upon the bandwidth of the 
bandpass filters as shown in fig.2.
ii) Gardner’s FED:
The S-curve for Gardner's FED is shown in 
fig.3(b) for low and high SNR. This S-curve is nearly 
linear up to its peak, which is also the maximum 
acquirable frequency error using this algorithm. The S- 
curve peak value depends upon the roll off factor a  of 
the receive filter G(f) [8]. The curve shown in the 
fig.3(b) has a=0.6. The maximum frequency offset
fmax (peak of the S-curve) which can be locked using this algorithm is given as;
1
fm ax= T (l-K X )
Due to the linear characteristic, the acquisition time is 
nearly independent of frequency error and is thus faster 
in acquisition than the DFD at smaller frequency 
offsets as shown in fig .5.
4.2- Noise Performance:
The noise performance of FED's is evaluated 
by measuring the random fluctuations Nf(n,<])) of the 
error output. The loop noise has been measured as the standard deviation a  of the random fluctuation Nf(n,<j)) 
for different SNRs. This is shown in fig.6 for both type of FED’s. It can be seen that the DFD performs better 
at higher SNR but Gardner's FED is better at lower 
SNRs.
5- Conclusions:
The performance of two frequency error 
detection algorithms has been presented in terms of 
their acquisition and noise performances. It can be 
seen that both algorithms are suitable for offset
Fig.5 Acquisition performance
Fig.6 Noise Performance
modulation schemes like OQPSK. The choice of the algorithm depends upon the application. In general the 
DFD can cope with larger frequency errors compared to Gardner's FED which has a limited range. However 
at low SNR, Gardner’s FED gives better performance with respect to jitter and acquisition time.
In addition, as these algorithms are particularly designed for DSP implementation, their 
computational requirement is also important. The computational requirement of the DFD is higher because it 
requires a minimum of 4 samples/symbol whereas Gardner’s FED is based on 2 samples/symbol.
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DSP Based C arrier Recovery Technique For OQPSK Mobile 
Satellite Communications
J.Ahmad, T.G.Jeans and B.G.Evans 
Centre for Satellite Engineering Research 
University o f Surrey, Guildford Surrey GU2 5XH, UK 
Tel; (+44-483-300800 ext 2266) FAX: (+44-483-34139)
The problem of carrier acquisition of OQPSK signals in mobile satellite communication is addressed 
where large carrier errors are encountered due to Doppler shift. A Carrier acquisition and tracking 
technique suitable for all-digital implementation is presented. The method is independent of clock timing 
which often hinders carrier acquisition in offset modulation schemes in the presence of large initial 
frequency uncertainties.
1. Introduction:
Coherent detection schemes are preferred 
over differentially coherent or non-coherent 
schemes in satellite communication because 
of power efficiency. However carrier 
recovery which is a necessary part of 
coherent detection, suffers from the time- 
variant channel conditions in satellite-based 
land mobile communication systems. These 
time-variant conditions may include fading, 
shadowing, Doppler shift or all of these, 
causing a random frequency modulation. 
This is the reason why ordinary PLLs 
(Phase-Locked Loop) do not operate 
satisfactorily in such an environment. The 
large initial frequency errors must therefore 
be removed before actually employing the 
PLL.
Here a separate AFC (Automatic Frequency 
Control) loop is used to remove the random 
frequency modulation, which can be 
regarded as frequency error. These random 
frequency errors are detected or estimated 
by the FED (Frequency Error Detector) in 
the AFC loop. Many types ,of FED's have 
been developed for non-offset type 
modulation schemes such as MPSK or 
MQAM. Recently offset-modulation
schemes such as MSK and OQPSK have 
been considered for satellite applications due 
to their spectral advantages[l]. But most of 
the literature on these modulation schemes 
addresses only their spectral performance 
and little attention has been paid to the 
carrier or timing recovery issues for 
coherent detection.
The objective of this paper is to present an 
all digital approach to carrier recovery for 
OQPSK which can be incorporated into a 
full DSP implementation of the modem. The 
possible techniques are examined for their 
application in a mobile satellite environment 
to indicate the problems of carrier 
acquisition and tracking and the methods to 
tackle these issues.
The following sections provide system 
description, carrier acquisition and carrier 
tracking methods.
2. System Model:
A model of the system is shown in fig.l 
which consists of a random OQPSK digital 
modulator, satellite channel and carrier 
recovery loops for coherent detection. G(f) 
is the Nyquist root raised cosine filter with 
60% roll off, shared by the transmitter and
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receiver. The received signal c(t) is down 
converted by the known fixed carrier coc. 
The random frequency modulation due to 
the channel conditions is removed by the 
subsequent carrier recovery loops.
As the methods discussed here are based on 
DSP algorithms, the signal r(t) is analog-to- 
digital converted after the down conversion. 
AAF is the anti-aliasing filter to bandlimit 
the signal before A/D conversion to avoid 
aliasing. The A/D conversion is performed 
by the fixed sampling clock; which is 
known as asynchronous sampling. This is 
suitable for "all-digital" implementation and 
the errors introduced by sampling at a fixed 
rate are removed by a digital timing 
recovery loop using interpolation which will 
not be discussed here in this paper.
3. Carrier Acquisition:
The discussed all digital demodulator 
structure requires the input signal to be 
sampled at a fixed rate which introduces 
timing errors. These timing errors restrict 
the choice of carrier recovery methods to 
those that do not depend upon timing 
information since otherwise timing has to be 
achieved before any reliable carrier 
recovery. Unfortunately in offset modulation 
schemes clock timing information cannot be 
achieved in the presence of large carrier 
errors[2].
Carrier acquisition is achieved by the AFC 
loop where the FED calculates the carrier 
frequency errors and NCO (Numaric 
Control Oscillator) with complex multiplier 
is used to remove these errors. The 
performance of the AFC loop is dependent 
on the FED. Since timing synchronization 
has not been achieved the FED algorithms 
must be clock independent. There are two 
types of FEDs that meet this criterion of 
timing independence: the DFD (Dual Filter 
Detector) and Gardner's ML (Maximum 
Likelihood) based FED [3][4]. Both are 
suitable for digital implementation. These 
two algorithms are given in the following 
sections.
3.1. Algorithms for Frequency 
Error Detection:
These algorithms work on random data 
and do not require any preambles for initial 
acquisition, thus making the system more 
efficient in terms of rate of information 
transmission.
i) Dual Filter Discriminator (DFD):
This FED is based on a differential 
power measurement and was first proposed 
by Alberty and Hespelt[3], The filter design 
conditions for the DFD given by [3] are for 
non-offset type modulations like MPSK 
and MQAM. Since it exploits the spectrum 
of the received signal, the same algorithm 
can be used for OQPSK but the condition
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for pattern-jitter-free synchronization cannot 
be achieved [5].
The frequency error output uf for 
the received signal r(nTs) is given as ;
Uf(nTs) = lr+(nTs) |2 - l r . ( n T s) |2
with
r±(nTs) = r(nTs) 0  h(mTs) expH -“ ^ s )
Where 0  is the convolution operator, 
h(mTs)exp(±j27tmTs /  T) are the impulse 
responses of the complex band-pass filters 
Hn(f) and Hp(f) as shown in fig.2, T is the 
symbol period and Ts is sampling period. 
The minimum requirement for this 
algorithm is 4 samples/symbol.
ii) G ardner's ML based FED :
This algorithm proposed by Gardner [4] is 
based on maximum likelihood estimation. 
It needs 2 samples per symbol.
The error signal uv(n) for OQPSK is given 
as;
uv(n) = 9t[ p(n)pv*(n) + q(n)qv*n) ]
Where p(n) and q(n) are samples from a 
signal matched filter at t = 0 and t =T/2 
respectively, similarly pv(n) and qv(n) are 
samples from a frequency matched filter [4], 
9t and * denote the real part and conjugate 
of a complex quantity respectively.
Both of these FEDs unfortunately suffer 
from pattern-jitter[5] and cannot be used in 
the present form for reliable carrier 
recovery. In the next section it is shown 
how their performance can be improved.
4. Carrier Tracking:
By the use of AFC, the major part of 
carrier error has been removed but still it 
suffers from pattern-jitter or self-noise. If 
now this output signal from AFC is fed to a 
PLL for carrier phase tracking, it will not 
greatly improve the signal from random 
phase fluctuations.
AFC Pu,
Fig.3 AFC with 2nd Order Spilt PLL
This problem is solved by the of a 2nd 
order split loop, where a PED (Phase Error 
Detector) is used for phase error detection 
and this is also used for the fine carrier 
frequency adjustments as shown in the
fig.3.
The PED is the digitized version of Costas 
loop which operates on two 
samples/symbol. The error output up is 
given as;
Up(n) = yi(n) sgn{xi(n)} -  xq(n)sgn{yq(n)}
Where xj and xq are samples of the in- 
phase channel from the matched filter at 
t=0 and t=Ts/2 respectively and similarly yj 
and yq are samples from the quadrature- 
channel. This PED is also independent of 
clock timing [2].
Now the AFC is working, in conjunction 
with the 2nd order PLL, in such a way that 
during acquisition the AFC is used to 
remove the coarse frequency error and 
during tracking AFC is switched off and 
the frequency integrator is updated by the 
frequency branch of the PLL . This results 
in the removal of frequency jitter and
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(a) (b)
Fig.4 Carrier Acquisition and Tracking (Es/N0=25dB)
therefore phase is easily locked as shown in 
the fig.4 (a&b).
5. Conclusions:
A DSP based carrier recovery will always 
be required in an all digital demodulator 
implementation. The technique presented 
here is unique in the sense that it does not 
require any prior timing recovery which 
has imposed a serious restriction in the 
development of a DSP based OQPSK 
demodulator. After the carrier recovery, a 
timing loop can successfully be used to 
complete the digital demodulator for 
OQPSK.
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Development of All-Digital OQSPK Modem for Mobile Satellite 
Application Using COSSAP
J. Ahmad, T.G. Jeans and B.G.Evans 
Centre for Satellite Engineering Research 
University of Surrey, Guildford Surrey GU2 5XH
An OQPSK modem for mobile satellite communications based on INMARSAT standard-M is developed. 
It is demonstrated through commercially available software package COSSAP that how the complex 
functions of preambleless carrier and clock recovery can be implemented fully digital. The developed 
modem structure is especially suitable for on-board processing satellites.
1. Introduction
All digital structures provide an efficient and simpler solution to modem design problems. 
These structures are based on non synchronized sampling where A/D conversion is 
performed at a fixed clock rate on the demodulator side and errors introduced by this process 
are removed by a digital timing recovery system based on sample interpolation. Similarly 
after down conversion the signal is demodulated by a fixed carrier and the errors in the 
carrier frequency and phase (due to Doppler shift in mobile satellite communication) are 
removed by the digital carrier recovery techniques. A simplified all digital model of OQPSK 
system is shown in fig.l
Up
Coavt
Down
Convt FixedClock
F ig .l  System  M odel
The base band model of the above system has been simulated and analysed by the 
communication system simulation and analysis package (COSSAP) on a sun4 (spare ) work 
station. COSSAP is an advanced integrated environment for the design, simulation and 
implementation of digital signal processing and communication systems [1]. It provides an 
hierarchical block diagram editor to define parameterized hierarchical models and 
parameterized simulation runs. It is a stream driven simulation engine which does not need 
any clock signal for different sampling rate blocks in a system. This feature allows multirate 
systems to be designed and simulated easily. An interactive data display utility and a 
simulation report generation is also provided for the analysis of simulation results.
A COSSAP block diagram of all digital OQPSK modem is shown in fig.2 which will be 
explained in the following sections.
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Fig,2 COSSAP Block Diagram for OQPSK Modem
2. Modulator
The OQPSK modulator in fig.2 is driven by a random binary source BSRC2 with equal 
probability of occurrence of l's  and 0's. The OQPSK modulator is an hierarchical module 
and is expanded in fig.3. SYMGCG converts the binary digits into M-ary Gray coded 
symbols and for OQPSK two bits are packed into one symbol. The modulation is performed 
by the MPSKSM module which is an M-ary PSK modulator. It maps the input symbol 
alphabet to a two dimensional symbol space. The IMPMOD module defines the sampling 
rate in terms of samples/symbol. The Q-channel is offset T/2(90°) by the DELAYR module 
to generate offset-QPSK. Finally the Nyquist pulse shaping is achieved by the module 
RCRFQC which is a root raised cosine filter.
Fig.3 OQPSK Modnlator(OQPSK_MOD)
3. Channel Model
In land-based mobile satellite communications carrier frequency uncertainty can be very high 
due to Doppler shift. This Doppler shift is introduced by the FDEVC module in the channel 
model of fig.4. Similarly phase error is introduced by MCVROT and Gaussian noise is added 
by the AWGNQC module (with the parameter Es/Nq). The timing errors due to the fixed 
clock are introduced by the DELR module by deleting samples.
Fig.4 Channel Model
0
0
4th Bangor Symposium on Communications, 1992
4. Demodulator
The most complex operations of the OQPSK digital modem are performed in the 
demodulator. It consists of the carrier and timing recovery loops which operate on the 
sampled signal. The matched filtering is performed by the CONV block which convolves the 
impulse response of the matched filter with the input samples. The impulse response of the 
matched filter (root raised cosine) is obtained by the digital filter design package (DFDP) and 
is supplied to the COSSAP through the DITERM utility [1]. The module RCRFQC is not 
used because it is based on a FFT filtering technique which requires block of samples equal 
to the FFT length at its input buffer before performing the filtering, but on the demodulator 
side the matched filter is used in a loop which requires sample by sample operations.
The following sections provide carrier and timing recovery techniques used in the 
demodulator.
4.1 Carrier Recovery
The carrier recovery involves both carrier and phase acquisition and tracking. A digital 
carrier recovery technique employing AFC (automatic frequency control) for frequency 
acquisition and a 2nd order PLL (phase locked loop) for phase acquisition and tracking is 
used.
4.1.1 Frequency Acquisition
Carrier acquisition is achieved by the AFC loop in which the frequency error detector (FED) 
calculates the frequency errors which are removed by the complex multiplier and numeric 
controlled oscillator (NCO) as shown in fig.2. This is done in the COSSAP simulation block 
diagram by modules AFC1, INT and NCO.
s  i g n o l _ i  n
Fig.5 Expansion of AFC1 Module
AFC1 is an hierarchical module which is expanded in fig.5. It contains DFD2, which is a 
FED based on dual filter discriminatory]; MVSMUL, which is a scalar multiplier to control 
loop convergence; MEM_SWITCH1, it is a memory switch which connects the frequency 
integrator INT to DFD2 during acquisition and switches over to the frequency branch of the 
PLL during tracking(fig.2). AFC is therefore used only during acquisition, and the switch 
over time can be adjusted by this module MEM_SWITCH1.
The frequency correction is performed by the complex multiplier MCVMUL and NCO. NCO 
is an hierarchical module and its expansion is shown in fig.6. MVADD (signal adder) and 
DELAYR form an integrator which is used to update the phase; MYSIN and MVCOS
4th Bangor Symposium on Communications, 1992
Fig.6 Expansion of Module NCO
generate complex carrier (which is the residual frequency offset due to Doppler shift etc.) 
from the phase input.
The frequency error detector DFD2 operates at 4 samples/symbol and generates 2 
samples/symbol. Therefore sampling rate must be increased during frequency correction so 
that complex multiplication is performed at the same rate. This is performed in the module 
HOLDR in the NCO. The upsampling is simply achieved by holding the complex carrier 
samples 2 times.
4.1.2 Frequency and Phase Tracking
The coarse frequency adjustment is made by the AFC but the same loop cannot be used for 
frequency tracking due to pattern jitter caused by the DFD2 for OQPSK [2]. Therefore a 2nd 
order split PLL is used for frequency and phase tracking(fig.l). This PLL consists of two 
loops; one is used for phase acquisition and tracking using OQPSK_01 as a phase error 
detector(PED) which is a digitized version of Costas loop; the second is a frequency loop for 
fine frequency corrections after coarse adjustment is made(acquisition). Fig.7 shows the 
details of the hierarchical module PLL__2ND__ORDER.
out put
Fig.7 Expansion of PLL_2ND_0RDER Module
4.2. Timing Recovery
In all-digital implementation timing correction is performed by an interpolator filter rather 
than adjusting the clock of the A/D converter. The interpolation filter or interpolator in a 
timing recovery loop(fig.8) shifts the input samples according to a control signal from the 
timing error detector. The timing error detector OQPSK_TED is based on Gardner's timing 
error detection algorithm for OQPSK[3]. The error output from this module is used to derive 
the INTERPOLATOR after the loop filter comprising MVSMUL and INT modules.
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Fig.8 Timing Loop
The timing recovery loop is placed after the carrier recovery loops because in OQPSK 
symbol timing cannot be achieved in the presence of large frequency errors[3]. The delay of 
T/2 in the I-channel is introduced by the DELAYR module to make both channels in- 
phase(fig.2). The output of the demodulator is dumped for analysis by DMPC after 
decimation to 1 sample/symbol by SRDR .
4.3. Modem Specifications
The modem specifications are based on the INMARSAT standard-M definition[4] and are 
briefly listed here;
Transmission Rate 8.0 Kbits/s
Transmit and Receive pulse shaping Nyquist root raised cosine, 60% rolloff
Type of Modulation OQPSK
Long Term Frequency Error +966Hz (+down conversion errors)
Channel Burst TDM A
Acquisition Time (worst case) 60 ms (480 symbols)
In this modem development no preambles are assumed and the carrier and symbol timing 
recovery loops are operating on random data sequence. This modem is suitable for both 
continuous and burst mode operations.
The performance of the loops during frequency, phase and timing acquisition is given in 
fig.9(a,b&c). It can be seen in all loops that acquisition time is well within 
specifications(worst case). The over-all demodulator performance can be viewed by the 
scatter diagrams of fig.9(d) at the output of the demodulator.
5. Conclusions
An all-digital OQPSK modem has been designed and simulated by COSSAP which could be 
implemented by any suitable programmable DSP chip. COSSAP also provides a link to 
VLSI synthesis tools via a VHDL interface and the goal-directed multi DSP program code 
generation from hierarchical block diagram (as shown in fig.2). It simplifies the concept to
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Fig.9 OQPSK Demodulator Performance (Es/N0=25dB) 
a) Frequency Loop Response b) Phase Loop Response 
c) Timing Loop Response d) Scatter Diagram
development process. The OQPSK modem presented is being implemented as a part of MCD 
(multicarrier demodulator) for on-board processing satellites.
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1. introduction
The use of digital signal processing technology in modems has not only substantially 
improved the performance but also has provided great flexibility in the choice of 
reference recovery algorithms to suit the application. These algorithms offer a choice 
between performance and complexity. Now it is possible to implement increasingly 
complex algorithms with the growing power of DSP programmable chips.
In an all digital implementation, sampling at the demodulator is performed at a fixed 
clock rate. This allows asynchronous operations to be performed by the demodulator. 
This is particularly desirable where synchronous operations are not feasible. The 
well-known example is the on-board processing satellites where an FDMA signal is 
demultiplexed, demodulated and then reformatted to a TDM A format for the down­
link. In this case it is not possible to make the sampling clock of the different bit rate 
channels (multi-rate system) synchronous to each channel when it is derived from a 
master clock, particularly when there is some Doppler offset in each channel. Channel 
clock timing is critical for successful TDMA multiplex scheme.
2. System Model
The errors introduced by sampling at a fixed rate are removed by the digital timing 
recovery loop using a sample interpolation technique. The down conversion is 
performed by a fixed frequency oscillator and the errors introduced (due to the 
Doppler shift in land-mobile satellite communication and down-conversion error) are 
removed by the digital carrier recovery system. A simplified model for all digital 
demodulator system is shown in fig.l.
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3. OQPSK Demodulation
Non-offset modulation schemes such as BPSK and QPSK are widely used in satellite 
communication but recently offset modulation schemes such as OQPSK and MSK 
have been considered [1] due to their improved performance with respect to adjacent 
channel interference when used in non-linear satellite channels. A considerable 
literature on offset modulation schemes addresses their spectral advantages and their 
satellite link performance is evaluated on the basis of channel noise, bandlimiting and 
non-linearities in high power amplifiers. Problems of synchronization are usually 
ignored and bit-error rates are measured under perfect synchronization assumptions. 
This has produced a gap in the literature of synchronization techniques for offset 
modulation schemes, especially OQPSK. The synchronization algorithms already 
developed for QPSK (or MPSK, M=2 for BPSK and M=4 for QPSK) cannot be used 
for OQPSK. Even if the basic algorithm developed for non-offset modulations 
(MPSK & MQAM) can be adapted for offset-modulations like OQPSK, the 
performance is seriously affected [2].
This paper will describe a carrier and symbol timing synchronization algorithm for 
OQPSK suitable for DSP implementation in a mobile environment where large 
carrier frequency and symbol timing errors are encountered. On the basis of these 
algorithms, an all digital OQPSK demodulator has been developed and implemented 
using TMS320C25 DSP chip. This digital demodulator is different from one 
developed by COMSAT [3] in two aspects: first it is based on an all digital 
implementation whereas the COMSAT demodulator is based on synchronous 
sampling (where sampling time is adjusted at A/D converter); secondly its acquisition 
and tracking algorithms operate on random data rather than requiring preambles as in 
the COMSAT demodulator.
3.1. Carrier Synchronization
In land-based mobile satellite communication not only the carrier phase is to be 
recovered but also the frequency which may have the errors upto the symbol rate. The 
frequency synchronization is achieved as a signal acquisition process. PLL's (Phase 
Lock Loops) which are generally employed for coherent detection , have inadequate 
pull-in range for the initial carrier frequency acquisition. A separate AFC (Automatic 
Frequency Control) is therefore needed. In a feedback AFC structure (which is 
mostly found in the literature), the frequency error detector (FED) is the main block. 
The error signal generated by the FED is used to correct the received signal 
frequency. Two algorithms for frequency error detection have been identified for 
OQPSK [2] which do not require prior knowledge of symbol timing. Unfortunately
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both of these algorithms suffer from self noise [2]. The solution suggested is to use 
AFC during acquisition for coarse frequency adjustment and during tracking 
switching off the AFC and performing the fine frequency correction with a second 
order split PLL [4].
The phase error detector (PED) algorithm used in the PLL is also timing independent 
and is based on a digitized version of Costas loop.
3.2. Symbol Time Synchronization
In an all digital implementation, timing correction is achieved by an interpolation 
filter rather than adjusting the samplig clock frequency of an Analog-to-Digital 
converter. The interpolation filter is based on a polyphase filter structure which shifts 
the input samples according to the control signal from the timing error detector. The 
timing correction is performed after carrier frequency and phase errors have been 
removed by the carrier recovery loops. This is due to the fact that in the case of 
OQPSK, no algorithm for timing error detection has yet been identified that can work 
in the presence of large carrier errors.
The timing error detection algorithm is Gardner's zero crossing detector[5] which is 
simple to implement and has very low self noise.
4. Implementation
The OQPSK demodulator has been implemented using Texas Instruments 
TMS320C25 digital signal processor for possible use in on-board processing multi­
carrier demodulation. The specifications of demodulator are based on the 
INMARSAT standard-M definition [1] and are briefly;
Transmission Rate 8.0 Kbits/s
Transmit and Receive pulse shaping Nyquist root raised cosine, 60% rolloff
Type of Modulation OQPSK
Long Term Frequency Error ±966Hz (±down conversion errors)
Channel Burst TDMA
Acquisition Time (worst case) 60 ms (480 symbols)
The demodulator structure is shown in fig.2. It operates on random data and does not 
require a preamble for acquisition which improves the system efficiency. It is suitable 
for both continuous and burst mode operations. If preamble is used as in case of burst 
mode operation then acquisition time is further reduced.
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Fig.2 All Digital OQPSK Demodulator
The frequency error detector (FED) in fig.2 is based on dual-filter-discriminator [4]. 
The scalers A, B, C, D and E controls the convergence of respective loop.
5. Performance
The performance of frequency, phase and timing loops is shown in fig.3(a,b&c). It 
can be seen that the acquisition time of all the loops is well within specified time.
(a) (b)
(c)
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Fig.3 Demodulator Loop Responses 
The BER performance of the demodulator is under investigation.
6. Conclusions
An all digital coherent demodulator for OQPSK has been developed and implemented 
using a TMS320C25. The demodulator is suitable for land-mobile satellite 
application. Suitable synchronization algorithm for carrier and symbol recovery for 
OQPSK has been identified. The need to concentrate on synchronization issues for 
offset modulation techniques is pointed out. The performance of implemented 
demodulator agrees with simulation results. The demodulator performance in terms of 
acquisition time of carrier and symbol recovery loops and bit error rate tests will be 
presented.
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Appendix B 
COSSAP Simulation
In this appendix the computer simulation models for the OQPSK modem, 
developed using the COSSAP software, are described briefly. Methods for 
estimating the S-curve, slope and the noise variance of carrier and symbol 
synchronisers are explained with COSSAP simulation block diagrams.
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OQPSK Modem
The base-band model of the system shown in fig. 1.2 has been used in the 
simulation of the OQPSK modem. A COSSAP block diagram of the developed all- 
digital OQPSK modem is shown in fig.B.l which is explained in the following 
sections.
Modulator
The OQPSK modulator in fig.B.l is driven by a random binary source BSRC2 
with equal probability of occurrence of l's and 0's. The OQPSK modulator is a 
hierarchical module and is expanded in fig.B.2. SYMGCG converts the binary 
digits into M-ary Gray coded symbols and for OQPSK two bits are packed into 
one symbol. The modulation is performed by the MPSKSM module which is an 
M-ary PSK modulator. It maps the input symbol alphabet to a two dimensional 
symbol space. The IMPMOD module defines the sampling rate in terms of 
samples/symbol. The Q-channel is offset T/2(90°) by the DELAYR module to 
generate offset-QPSIC. Finally the Nyquist pulse shaping is achieved by the 
module RCRFQC which is a root raised cosine filter.
Channel
In land-based mobile satellite communications carrier frequency uncertainty can 
be very high due to Doppler shift. This Doppler shift is introduced by the FDEVC 
module in the channel model of fig.B.3. Similarly phase error is introduced by 
MCVROT and Gaussian noise is added by the AWGNQC module (with the 
parameter Es/N0). The timing errors due to the fixed clock are introduced by the 
DELR module by deleting samples.
Matched Filter
The matched filtering is performed by the CONV block in fig.B.l which 
convolutes the impulse response of the matched filter with the input samples. The 
impulse response of the matched filter (root raised cosine) is obtained by the 
digital filter design package (DFDP) and is supplied to the COSSAP through the 
DITERM utility. The module RCRFQC is not used because it is based on a FFT 
filtering technique which requires block of samples equal to the FFT length at its 
input buffer before performing the filtering, but on the demodulator side the 
matched filter is used in a loop which requires sample by sample operations.
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AFC Loop
Carrier acquisition is achieved by the AFC loop in which the frequency error 
detector (FED) calculates the frequency errors which are removed by the complex 
multiplier (MCVMUL) and numeric controlled oscillator (NCO) as shown in 
fig.B.l. This is done in the COSSAP simulation block diagram by modules 
AFC1, INT and NCO, explained below.
AFC1 is an hierarchical module which is expanded in fig.B.4. It contains DFD2, 
which is a FED based on dual filter discriminator; MVSMUL, which is a scalar 
multiplier to control loop convergence; MEM_SWITCH1, it is a memory switch 
which connects the frequency integrator INT to DFD2 during acquisition and 
switches over to the frequency branch of the PLL during tracking (fig.B.l). AFC 
is therefore used only during acquisition, and the switch over time can be adjusted 
by this module MEM_SWITCH1.
The frequency correction is performed by the complex multiplier MCVMUL and 
NCO. NCO is an hierarchical module and its expansion is shown in fig.B.5. 
MVADD (signal adder) and DELAYR form an integrator which is used to update 
the phase; MVSIN and MVCOS generate complex carrier (which is the residual 
frequency offset due to Doppler shift etc.) from the phase input.
The frequency error detector DFD2 operates at 4 samples/symbol and generates 2 
samples/symbol. Therefore the sampling rate must be increased during frequency 
correction so that complex multiplication is performed at the same rate. This is 
performed in the module HOLDR in the NCO. The up sampling is simply 
achieved by holding the complex carrier samples 2 times.
PLL
The coarse frequency adjustment is made by the AFC but the same loop cannot be 
used for frequency tracking due to the pattern jitter caused by the DFD2 for 
OQPSK. Therefore a 2nd order split PLL is used for frequency and phase tracking 
(fig.B.l). This PLL consists of two loops; one is used for phase acquisition and 
tracking using OQPSK_01 as a phase error detector(PED) which is a DDML 
phase synchroniser; the second is a frequency loop for fine frequency corrections 
after coarse adjustment is made(acquisition). Fig.B.6 shows the details of the 
hierarchical module PLL_2ND_ORDER.
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Timing Loop
In an all-digital implementation, timing correction is performed by an interpolator 
filter rather than by adjusting the clock of the A/D converter. The interpolation 
filter or interpolator in a timing recovery loop (fig.B.7) shifts the input samples 
according to a control signal from the timing error detector. The timing error 
detector OQPSK_TED is based on Gardner's timing error detection algorithm for 
OQPSK. The error output from this module is used to derive the 
INTERPOLATOR after the loop filter comprising MVSMUL and INT modules.
The timing recovery loop is placed after the carrier recovery loops because in 
OQPSK symbol timing cannot be achieved in the presence of large frequency 
errors. The delay of T/2 in the I-channel is introduced by the DELAYR module to 
make both channels in-phase (fig.B.l). The output of the demodulator is dumped 
for analysis by DMPC after decimation to 1 sample/symbol by SRDR.
Synchronisers
Frequency, phase and symbol timing synchronisers considered for OQPSK are 
described with COSSAP implementation in the following sections.
Phase Synchronisers
The phase error detectors described below are used in a feedback loop for phase 
synchronisation.
DDML
The COSSAP block diagram of this PED is shown in fig.B.8. The data decisions 
for DD (Decision Directed) operations in the DDML phase synchroniser are 
obtained by the DSC1 module which gives the sign( ♦ ) of the input data. The 
module DMUXR is used to separate the p (in-phase) and q (quadrature-phase) 
data samples. Hence 2 samples/symbol of the input signal are needed for this PED.
NDAML
This hierarchical module is similar to the DDML phase synchroniser except that it 
uses the complex squaring of the input signal to remove data values (NDA 
operation). This module is shown in fig.B.9. The real part of the complex output is 
discarded as only the imaginary part gives the required error signal.
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Symbol Synchronisers
The two symbol synchronisers which have been considered for the OQPSK 
demodulator are described below. These timing error detectors are used in a 
feedback loop for symbol timing synchronisation.
GA Zero-Crossina Detector
Gardner's zero-crossing tuning error detector is shown in fig.B.10 as a COSSAP 
hierarchical module. DMUXR is used to obtain the p and q samples of the input 
data stream. The error signal from both x- and y-channels is added by the MVADD 
block. DELAYR block is used to get the previous sample whereas the MYSUB 
block is used to take the difference of the current and previous samples. This 
algorithm as seen from the block diagram requires 2 samples/symbol.
M&M Timing Error Detector
The M&M algorithm operates independent of the x- and y-channels as given in the 
hierarchical module of fig.B.l 1. As this algorithm is decision directed, the DSC1 
module is used to provide the data decisions. This algorithm uses only the p 
samples of the x-channel data and q samples of the y-channel data, therefore the 
second output of each DMUXR block is discarded by the KILLR module.
Frequency Synchronisers
The frequency error detectors (FEDs) suitable for the OQPSK demodulator are 
explained in this section. These error detectors are used in an AFC loop to remove 
frequency errors in the signal as shown in the fig.B.l.
Dual Filter Detector
The hierarchical module block diagram of DFD for COSSAP simulations is shown 
in fig.B.l2. The DMUXR block is used to divide the input data stream for the two 
band-pass filters for parallel operations. CONV block is used to perform the 
filtering operation by providing it with the impulse response of band-pass filters. 
The rest of the structure is the straight forward implementation of fig.6.7.
Gardner's ML Based FED
The COSSAP implementation of Gardner's FED is given in fig.B .l3. In this block 
diagram CONV-SI and CONV-FR blocks are used to perform signal matched and 
frequency matched filtering respectively by using the impulse response of the filters
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provided as an input data set. DMUXR is used to get p and q samples of the input 
data stream. The imaginary part of the complex output signal is used for the 
frequency error signal.
S-Curve Estimation
The estimation of the S-curve for carrier and symbol synchronisers using COSSAP 
simulation is described in this section.
Phase Synchronisers
The simulation block diagram for the S-curve estimation of phase synchronisers is 
given in fig.B.14. The S-curve is obtained using this block diagram by running the 
simulation in iteration, with each iteration incremented by a phase step size. The 
phase step size is incremented from -180° to 180° and the mean value of each 
iteration is dumped by the module STATL. The S-curve of phase synchronisers at 
different timing errors is obtained by deleting the modulator samples using DELR 
block.
Symbol Synchronisers
The COSSAP block diagram for the estimation of S-curve for symbol 
synchronisers is shown in fig.B.15. This diagram is similar to fig.B. 14 except that 
instead of phase error, timing errors are varied in steps from e -  -0.5 to 0.5 using 
the INTERPOLATOR and CONSTR modules. The CONSTR block is used to step 
the timing error from -0.5 to 0.5 in iteration. MCVROT is used to get the S-curve 
for symbol synchronisers at various phase errors to investigate the coupling effect.
Frequency Synchronisers
The S-curve of frequency synchronisers is estimated similar to the phase 
synchronisers. In case of frequency synchronisers, the S-curve is obtained by 
replacing the MVROT module in fig.B. 14 by the FDEVC module.
Slope Estimation
The slope of the phase and symbol timing error detectors is estimated by running 
the two error detectors in parallel as shown in fig.B.16&17. The two error 
detectors are offset such that they operate at phase errors corresponding to the 
linear part of the respective S-curve. The block diagram for slope estimation are
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used in iterative simulation with increments of Es/N0. The model STATP is used 
to get the slope vs. Eg/No (dB scale).
Statistical Evaluation
Mean, power and variance of a random signal can be obtained by the modules 
STATL or STATP, depending upon the scale of x-values. STATL is used for 
lineal' scales and STATP for dB scales.
The noise performance of carrier and symbol synchronisers, given in chapter 5 is 
obtained using the linearised expression (5.17) which requires the slope and the 
noise spectrum S(0) to get the noise variance. The slope is estimated using the 
method described in the previous section. The noise spectrum at JT = 0 is evaluated 
by using a narrow band ideal low pass filter model ELPF at the output of the error 
detector and estimating its variance by the module STATP as shown in fig.B.l8. 
This particular block diagram is for symbol synchronisers but the same is used for 
phase synchronisers as well.
The estimated variance using the above mentioned simulation diagram is related to 
the S(0) for a loop bandwidth of 5% as;
0.05
°o = 2  ] S ( f ) d ( f T s) = 0.1S(0)
0
thus
S(0) = 10<r02
The estimated 5(0) of the error detector is divided by the square of its 
corresponding slope to obtain the variance given by (5.17).
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Fig.B.1 All-Digital OQPSK Modem
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Fig.B.2 Offset QPSK Modulator
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Fig.B.3 Channel Model
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Fig.B.4 Expansion of AFC1 module
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Fig.B.5 Numeric Controlled Oscillator
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Fig.B.6 Expansion of PLL_2nd_Order Module
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Fig.B.7 Digital Timing Loop
DDML Phase Synchroniser for OQPSK
Fig.B.8 DDML Phase Synchroniser COSSAP diagram
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OQPSK NDAML PED
Fig.B.9 COSSAP block diagram of NDAML phase synchroniser
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Fig.B.10 GA Timing Error Detector
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Fig.B.11 M&M Timing Error Detector
DFD Frequency Detector
Fig.B.12 COSSAP block diagram of DFD
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Gardner’s ML Based FEB
Fig.B. 13 COSSAP block diagram of Gardner's ML Based FED
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Fig.B. 14 Simulation block diagram for S-curve estimation for PEDs
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Fig.B.15 S-curve estimation for symbol synchronisers
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Fig.B.16 COSSAP block diagram for PED Slope Estimation
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Fig.B.17 COSSAP block diagram for TED slope estimation
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Appendix C 
TMS320C25 Program Listings
This appendix contains the TMS320C25 assembly language programs and macros 
used in the implementation of an all-digital OQPSK demodulator.
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Demodulator Initialisation Routine
* initialization of SQPSIC Demodulator *
.ref main
.def xdata, ydata, datalen, idfdlen
.def filtlen,xi,xii,xq,xqq,yi,yii,yq,yqq
.def filtcoe,buffO,pen*,freq,tmp,dfdcoe
.def phase,phase 1, cos, sin, ferr, count
.def xop,yop,xhist,yhist,xtail,ytail,tsum
.def terr ,xim 1 ,xqm 1 ,yqm 1 ,pathadr,npoly
.data
.copy "rrcf.coe"
.copy "dfd3.coe"
.set 4
debug .set 1 
datalen .set filtlen 
idfdlen .set dfdlen/2 
npoly .set 15
.bss xdata,filtlen 
.bss yd ata,filtlen 
.bss buffO,4 
.bss tmp, 1 
.bss xi,l 
.bssxii,l 
.bss xq,l 
.bss xqq,l 
.bss yi,l 
.bss yii,l 
.bss yq,l 
.bss yqq,l 
.bss perr, 1 
.bss phase, 1 
.bss cos,l 
.bss sin,l 
.bss phase 1,1 
.bss freq, 1 
.bss ferr, 1 
.bss count, 1
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.bss ximl,l
.bss xqml,l
.bss yqml,l
.bss teiT,l
.bss tsum,l
.bss xop,l
.bss xhist,npoly
.bss xtail,l
.bss xsafe,l
.bss yop.i
.bss yhist,npoly
.bss ytail,l
.bss ysafe,l
.bss pathadr,!
filtcoe .usect "coefs", filtlen 
dfdcoe .usect "coefs", dfdlen 
.text
start
*
dint
ssxm
spm
; startup code to initialize
;disable all interupts 
;execute with sign_extension
ldpk 0
lack 1 ;set intrupt mask to 0001
sacl imr ;to enable only intO
cnfd ;config BO as data memory
larp arl
lrlk arl, filtcoe ;move data_filter coef from prog table
;space
rptlc filtlen-1 ;to data space BO
blkp firtbl,*+ ;as pointed by arl
lrlk arl, dfdcoe ;move dfd_filter coef from prog table
;space
rptk dfdlen-1 ;to data space BO
blkp dfdtbl,*+ ;as pointed by arl
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zac
lrlk arl, xdata
rptk filtlen-1
sacl *+
Irllc arl,ydata
rptk filtlen-1
sacl *+
lrlk arl,xhist
rptk npoly
sacl *+
lrlk arl,yhist
rptk npoly
sacl *+
ldplc 7
sacl phase
sacl cos
sacl sin
sacl perr
sacl freq
sacl phase 1
sacl feiT
sacl terr
sacl tsum
sacl xop
sacl yop
sacl ximl
sacl xqml
sacl yqml
lark ar0,2
*
* intrupt enable section *
*
.if debug = 1 
b main
;clear ACC 
initialize filter history 
;by clearing x and y data 
;locations to zero
;initialize polyphase history
;set data page pointer to 7
;arO for p(n) and q(n) for DFD
;by pass interrupt for 
; simulator
;re-enable interrupts
.else
eint
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idle ;wait for next interrupt
.endif
*
.end ;end of interrupt service routine
Main Demodulator Routine
*
* main routine for SQPSK Demodulator
*
.def main
.ref filtlen,idfdlen,xdata,ydata,buffO
.ref datalen,xi,xii,yi,yii,xq,xqq
.ref yq,yqq,perr,phase,phase 1 ,ferr, count
.ref cos,sin,freq,tbllen,cosadr,tmp
.ref xop,yop,terr,ximl ,xqm 1 ,yqml ,xhist,yhist
.ref xtail,ytail,tsum,pathadr, npoly ,pathtbl
.mlib "mac.lib"
debug .set 1
fltcoe .set OffOOh
dfdp .set 0ff40h
dfdq .set 0ff60h
tbias .set 16
.page
*
main
*
* Data Input
*
input 4,buffO,pal 
rdbuf buffO ,xi,0 
rdbuf buffO,xii,l 
rdbuf buffO,xq,2 
rdbuf buff0,xqq,3 
input 4,buff0,pa2 
rdbuf buffO,yi,0 
rdbuf buffO ,yii,l 
rdbuf buffO,yq,2
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rdbuf buff0,yqq,3
*
* Frequency Correction
*
int ferr,freq
out freq,pal
nco freq,phase 1 ,cosadr,tbllen,cos,sin
cxmul cos,sin,xi,yi,xi,yi
nco freq,phase 1 ,cosadr,tbllen,cos,sin
cxmul cos,sin,xii,yii,xii,yii
nco freq,phase 1 ,cosadr,tbllen,cos,sin
cxmul cos,sin,xq,yq,xq,yq
nco freq,phase 1 ,cosadr,tbllen,cos,sin
cxmul cos,sin,xqq,yqq,xqq,yqq
*
* Data Filtering I-Channel
*
rdbuf xi,xdata,0
filter xdata,xi,filtlen,fltcoe
rdbuf xii,xdata,0
filter xdata,xii,filtlen,fltcoe
rdbuf xq,xdata,0
filter xdata,xq,filtlen,fltcoe
rdbuf xqq,xdata,0
filter xdata,xqq,filtlen,fltcoe
*
* Data Filtering Q-channel
*
rdbuf yi,ydata,0
filter ydata,yi,filtlen,fltcoe
rdbuf yii,ydata,0
filter ydata,yii,filtlen,fltcoe
rdbuf yq,ydata,0
filter ydata,yq, filtlen, fltcoe
rdbuf yqq,ydata,0
filter ydata,yqq,filtlen,fltcoe
*
* Frequency Error Detection by DFD
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dfdm xdata,ydata,dfdp,dfdq,datalen,idfdlen,tmp,ferr 
out ferr,pa6 
scaler ferr, -612 ,ferr
Phase Correction
nco perr,phase,cosadr,tbllen,cos,sin
out phase,pa2
cxmul cos,sin,xii,yii,xi,yi 
out xi,pa4
nco peiT,phase,cosadr,tbllen,cos,sin
out phase,pa2
cxmul cos,sin,xqq,yqq,xq,yq 
out yq,pa5
Phase-Error Detection
costas xi,xq,yi,yq,perr 
out perr,pa7 
switch perr,ferr,count, 155,4 
scaler perr,612,perr
Timing Correction
tintm tsum,terr,pathtbl,pathadr,tbias 
out tsum,pa3
polym xi,yi,xtail,ytail,pathadr
larp arl
lrlk arl,xop
lac *
sacl xi
out xi,pa9
lrlk arl,yop
lac *
sacl yi
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polym xq,yq,xtail,ytail,pathadr
larp arl
lrlk arl,xop
lac *
sacl xq
lrlk arl,yop
lac *
sacl yq
out yq,palO
*
* Timing Error Detection
*
ted xi,yi,xq,yq,ximl ,xqml,yqml ,terr,-128,4 
out terr,pa8
*
.if debug = 1
b main
.else 
eint 
idle 
.endif 
.end
TMS320C25 Macros
Dual-Filter Detector (DFD)
xdata: x-channel input buffer, ydata: y-channel input buffer; 
dfdp: in-phase DFD filter, dfdq: quad-phase DFD filter ;
len: length of the filter coefficients, ferr: frequency error output ;
dfdm $macro xdata, ydata, dfdp, dfdq, datalen, len, tmp,ferr
larp ar5
lrlk ar5,:xdata: ;real part of I-channel
adrlc :datalen:-2
;bypass interrupt process
;re-enable interrupts 
; wait
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zac
firp :len:,:dfdp:
sach :tmp:
mpylc 0
zac
lrlk ar5,:ydata:
adrlc :datalen:-l
firp :len:,:dfdq:
sach :ferr:
It :tmp:
mpy :ferr:
pac
sach :ferr:
mpylc 0
zac
Irllc ar5,:xdata:
adrlc :datalen:-l
firp :len:,:dfdq:
sach :tmp:
mpyk 0
zac
Irllc ar5,:ydata:
adrlc :datalen:-2
firp :len:,:dfdp:
It :tmp:
sach :tmp:
mpy :tmp:
pac
subh :ferr:
sach :ferr:
mpyk 0
zac
$endm
;filter without data move
;imag part of Q-channel
;Preg~>xp*yq
;ferr=xp*yq
;imag part of I-channel
;filter without data move 
;tmp—>xq
;real part of Q-channel
;Treg->xq
;tmp->yp
;Preg-->xq*yp
;ACC-->xq*yp-xp*yq 
;ferr=xq* yp - xp * y q
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N u m a r i c  Controlled Oscillator
NCO - ONE COMPLEX OUTPUT
mfreq: frequency input, mvphase: phase input, mtbllen: table length 
mcos: cosine output, msin: sine output
immediate mode constant used cosadr,tbllen 
nco Smacro mfreq,mvphase,mcosadr,mtbllen,mcos,msin
ALL 16 BIT FOR +- 180 
SAME SCALE
INTGRL OUTPUT, MOD ED 
; MSB'S -> LSB'S in ach
; tmp, ach -> acl
SAME TBL FOR ALL, TBLADR 
CONTAINS MID OF TABLE 
LOWER 32IC -> APPEARS 
POSITIVE
MAY BE SAFE FOR ALL TBL ADR
cos , 4cyc
resol .set 10
>
zalh : mvphase:
addh :mfreq:
sach :mvphase:
lac :mvphase:,resol
* adlk 4000h, 1
sach :mcos: y
lac :mcos:
adlk :mcosadr:
tblr
adlk
tblr
$endm
:mcos: 
:mtbllen: 
:msin: ; sin
C o m p l e x  Multiplier
MACRO CXMUL - COMPLEX MULTIPLICATION 
CI.VR + CR.VI -> OI/VI 
CR.VR - CI. VI -> OR/VR
INPUT; CR,CI - REAL AND IMAG OF OPERAND 1 (NOT ; 
MODIFIED)
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VR,VI - OPERAND 2 (MAY BE MODIFIED)
OUTPUT: OR,OI - OUTPUT, CAN BE VR,VI
ALL MULTI LEFT SHIFT 1, SCALE PRESERVED IN ACH 
FILTER AND SIN/COS COEF SCALE = 1
cxmul $macro CR,CI,VR,VI,OR,OI
;T P AC
LT :CI: ;IC
MPY :VR: ; ;IC.RV
LTP :CR: ;RC ;IC.RV
MPY :VI: ; ;RC.IV
MPYA:VR: ; ;RC.RV ;IC.RV+RC.IV
LT :VI: ;IV
adlk 4000h, 1
SACH :OI: ;(IV)
PAC ;RC.RV
MPY :CI: ; ;IC.IV
SPAC ; ;RC.RV-IC.IV
adlk 4000h, 1
SACH :OR: ;(RV)
$endm
Data Filtering
indata: input data address, outdata: output data address 
firlen: filter length, fircoe: filter coefficients address
filter $macro indata, outdata, firlen, fircoe
zac
mpyk 0
larp ar5
lrlk ar5,:indata:
adrk :firlen:-l
fh* :firlen:, :fircoe:
sach -.outdata:
$endm
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FIR $MACRO A,B
CNFP ;configure BO to program space
RPTK :A:-1 ;do I = A down to 0
MACD :B:,*- ;Acc = Acc + Preg; Preg = X(I)*C(I)
;x(I+l) = x(I)
APAC ;final accumulation
CNFD ;configure BO back to data space
$END
P E D
PED (Decision Directed PED for OQPSK)
SIGN FOR DIRECT CONNECTION TO PHASE ROTATION 
Yi*SGN(Xi) - Xq*SGN(Yq)
Smacro xi,xq,yi,yq,peiT
lac :yi:,15
sach :yi:
zalh :yi: ;Yi
bit :xi:,0 ;SGN(Xi)
bbz xpos?
neg
sach :perr: ;Yi*SGN(Xi)
lac :xq:,15
sach :xq:
zalh :xq: ;Xq
bit :yq:,0 ;SGN(Yq)
bbz ypos?
neg
subh :perr: ;Xq*SGN(Yq)-Yi*SGN(Xi)
adlk 4000h, 1 ;rounding
sach :perr:
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$endm
macro ted - zero crossing timing error detector(Gardner) 
for SQPSK
u(n)=xq(n-1 )[xp(n)-xp(n-1)] +yp(n)[yq(n)-yq(n-1)]
=xqm 1 [xp-xpm 1 ] + yp[yq-yqml]
ted $macro xp,yp,xq,yq,xpm 1 ,xqm 1 ,yqm 1,err,mlct,scale
; pipeline t p ac
zac
It :xqml: ;xqml
mpy :xp: ;
mpya :xpml: ;
its :yp: ;yp
mpy :yq: ;
mpya :yqml: ;
spac ;
adllc 4000h, 1
sach :err: ;
zac
It :err:
mpyk :mkt:
pac
adllc 4000h»:scale.v:,l 
sach :err:,:scale:
lac :xp: ;
sacl :xpml: ;
lac :xq: ;
sacl :xqml: ;
lac :yq: ;
sacl :yqml: ;
$endm
xp.xqml
xpml.xqml xp.xqml
xp.xqml-xpml.xqml
yp-yq
yp.yqml xqml(xp-xpml)+yp.yq 
xqml (xp-xpml)+yp(yq-yqml)
ACC->eiT
xp->xpml
xq->xqml
yq->yqml
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Interpolator
block: digital timing correction using polyphase filters
polym $macro lm,my,mhistx,mhisty,mpathadr
laip arl
Irllc arl,:mhistx:
mpylc 0
lac :mpathadr: ; jmp adr in ac
cala ; ac zeroed in path
apac
adlk 4000h,l
sach *+ ; output just before hist, ptr back to head
lac :mx: ; update head of hist
sacl *
Irllc arl,:mhisty: ; consec, for re and im, note 2
mpyk 0
lac :mpathadr: ; jmp adr in ac
cala
apac
adlk 4000h,l
sach *+ ; output just before hist, ptr back to head
lac :my:
sacl *
$endm
Timing Integrator
mtsum: integrator output, mterr: input timing error 
mpathadr, address of the polyphase filter bank, tbias: J/2
tintm $macro mtsum,mterr,mpathtbl,mpathadr,tbias
lalk 200h ; round 0000 0010 0000 0000, 0400h
sacl :mpathadr: ;tmp
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clearv? bv clearv?
zalh :mterr: ; 16 bit for +-16 5 bit, +-32 6 bit
addh :mtsum: 
bnv normal?
zac ;bit skipping or doubling occured
normal?
ach :mtsum:
;tmp
;5 bit in ach,6 
;5 lsb in acl, -16 to 15
s
sach rmterr:
lac :mterr:,5
sach :mterr:
lac :mterr:
addk :tbias:
adlk impathtbl:
tblr :mpathadr:
Sendm
Data Input
* Macro input data recording *
input Smacro nsample,mdata,pa 
larp arl 
lrlk arl,:mdata: 
rptk :nsample:-l 
in *+,:pa:
$endm
Decimation a n d  Buffer Read/Write
* Mcaro to read a buffer*
* For Decimation by 2 *
rdbuf Smacro inadr, outadr, n 
larp arl 
Irllc arl,:outadr: 
blkd :inadr:+:n:, *
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$endm
Switch
switch macro for AFC to PLL switching 
pe,fe,cnt,Nsym,kfp
;off
$macro
lac :cnt:
subk :Nsym:
bgz on?
lac :cnt:
addle 1
sacl :cnt:
eswitch?
on?
scaler :pe:,:kfp:,:fe: 
eswitch?
$endm
F requency Integrator
mferr: input frequency error, mkf: kf scaler, mfreq: output frequency ;
3
mferr, mkf, mfreqfint $macro
*
It :mferr:
mpyk :mkf: 
pac
sach :mfeiT: 
lac :mferr:,15
sach :mferr:
;Q15
;multiply with lef 
;result in Q15 
;Q15—>Q14
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lac :mferr:
add :mfreq: ; add to previous
sacl :mfreq:
Sendm
Polyphase Filter B a n k
File: path.asm 
Polyphase Filter Bank
.def pathtbl 
.ref npoly 
path Smacro n
zac ; AC still contains call address
rptk npoly ; npoly length of sub fil, npoly+1 , paded zero
macd coef:n:,*-
ret
Sendm
5
.text
coef31 .word -83,345,-237,-716,1694,-616,-3705,9660,21277,8476,- 
3916,-254,1578,-789,-154,323
coef30 .word-69,361,-322,-626,1787,-991,-3412,10841,21164,7300,-
4048,91,1443,-844,-73,298
coef29 .word -53,372,-407,-518,1855,-1372,-
3036,12007,20927,6142,-4105,414,1291,-882,3,269
coef28 .word -33,376,-491,-395,1893,-1753,-
2575,13148,20574,5012,-4090,712,1126,-902,73,238
coef27 .word -10,374,-572,-257,1900,-2128,-
2030,14253,20108,3920,-4010,980,952,-906,138,206
coef26 .word 15,364,-647,-105,1875,-2491,-1402,15310,19536,2875,-
3870,1217,772,-894,195,172
coef25 .word 43,346,-717,57,1815,-2834,-692,16309,18862,1884,-
3675,1419,589,-868,245,139
coef24 .word 73,321,-778,229,1719,-3151,95,17241,18095,955,-
3434,1587,407,-829,287,105
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coef23 .word 105,287,-829,407,1587,-3434,955,18095,17241,95,-
3151.1719.229,-778,321,73
coef22 .word 139,245,-868,589,1419,-3675,1884,18862,16309,-692,-
2834.1815.57,-717,346,43
coef21 .word 172,195,-894,772,1217,-3870,2875,19536,15310,-1402,-
2491.1875,-105,-647,364,15
coef20 .word 206,138,-906,952,980,-4010,3920,20108,14253,-2030,-
2128,1900,-257,-572,374,-10
coefl9 .word 238,73,-902,1126,712,-4090,5012,20574,13148,-2575,-
1753,1893,-395,-491,376,-33
coefl8 .word 269,3,-882,1291,414,-4105,6142,20927,12007,-3036,-
1372,1855,-518,-407,372,-53
coefl7 .word 298,-73,-844,1443,91,-4048,7300,21164,10841,-3412,-
991,1787,-626,-322,361,-69
coefl6 .word 323,-154,-789,1578,-254,-3916,8476,21277,9660,- 
3705,-616,1694,-716,-237,345,-83
coefl5 .word 345,-237,-716,1694,-616,-3705,9660,21277,8476,- 
3916,-254,1578,-789,-154,323,0
coefl4 .word 361,-322,-626,1787,-991,-3412,10841,21164,7300,-
4048,91,1443,-844,-73,298,0
coefl3 .word 372,-407,-518,1855,-1372,-3036,12007,20927,6142,- 
4105,414,1291,-882,3,269,0
coefl2 .word 376,-491,-395,1893,-1753,-2575,13148,20574,5012,- 
4090,712,1126,-902,73,238,0
coefll .word 374,-572,-257,1900,-2128,-2030,14253,20108,3920,- 
4010,980,952,-906,138,206,0
coeflO .word 364,-647,-105,1875,-2491,-1402,15310,19536,2875,-
3870,1217,772,-894,195,172,0
coef9 .word 346,-717,57,1815,-2834,-692,16309,18862,1884,-
3675,1419,589,-868,245,139,0
coef8 .word 321,-778,229,1719,-3151,95,17241,18095,955,-
3434,1587,407,-829,287,105,0
coef7 .word 287,-829,407,1587,-3434,955,18095,17241,95,-
3151.1719.229,-778,321,73,0
coef6 .word 245,-868,589,1419,-3675,1884,18862,16309,-692,-
2834.1815.57,-717,346,43,0
coef5 .word 195,-894,772,1217,-3870,2875,19536,15310,-1402,-
2491.1875,-105,-647,364,15,0
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coef4 .word 138,-906,952,980,-4010,3920,20108,14253,-2030,-
2128,1900,-257,-572,374,-10,0
coef3 .word 73,-902,1126,712,-4090,5012,20574,13148,-2575,-
1753,1893,-395,-491,376,-33,0
coef2 .word 3,-882,1291,414,-4105,6142,20927,12007,-3036,-
1372,1855,-518,-407,372,-53,0
coefl .word -73,-844,1443,91,-4048,7300,21164,10841,-3412,-
991,1787,-626,-322,361,-69,0
coefO .word -154,-789,1578,-254,-3916,8476,21277,9660,-3705,- 
616,1694,-716,-237,345,-83,0
pathO path 0
pathl path 1
path2 path 2
path3 path 3
path4 path 4
path5 path 5
path6 path 6
path7 path 7
path8 path 8
path9 path 9
path 10 path 10
path 11 path 11
path 12 path 12
path 13 path 13
path 14 path 14
path 15 path 15
path 16 path 16
path 17 path 17
path 18 path 18
path 19 path 19
path20 path 20
path21 path 21
path22 path 22
path23 path 23
path24 path 24
path25 path 25
path26 path 26
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path27 path 27
path28 path 28
path29 path 29
path30 path 30
path31 path 31
pathtbl:
.word pathO,path 1 ,path2,path3,path4,path5,path6,path7 
.word path8,path9,path 10,path 1I,pathl2,pathl3,pathl4,pathl5 
.word
path 16,path 17,path 18,path 19,path20,path21 ,path22,path23 
.word
path24,path25,path26,path27,path28,path29,path30,path31
.end
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